

Page 1 of 19

TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-HARD BASED ON TYPES BUY65CS08J, BUY65CS28A

ESCC Detail Specification No. 5205/033

Issue 2 May 2023





LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2023. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

ESCC Detail Specification

No. 5205/033

PAGE 3

ISSUE 2

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1562	Specification upissued to incorporate changes per DCR.



ESCC Detail Specification

No. 5205/033

PAGE 4

ISSUE 2

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	8
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	9
1.7.1	Leadless Chip Carrier Package (SMD0.5 and SMD2) – 3 Terminals	9
1.8	FUNCTIONAL DIAGRAM	10
1.9	MATERIALS AND FINISHES	10
2	REQUIREMENTS	10
2.1	GENERAL	10
2.1.1	Deviations from the Generic Specification	10
2.1.1.1	Deviations from Screening Tests - Chart F3	10
2.1.1.2	Deviations from Qualification and Periodic Tests - Chart F4	10
2.2	MARKING	11
2.3	WAFER LOT ACCEPTANCE	11
2.4	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	11
2.4.1	Room Temperature Electrical Measurements	11
2.4.2	High and Low Temperatures Electrical Measurements	13
2.4.3	Notes to Room, High and Low Temperatures Electrical Measurements	13
2.5	PARAMETER DRIFT VALUES	14
2.6	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	15
2.7	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	15
2.8	HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS	15
2.9	OPERATING LIFE CONDITIONS	16
2.10	TOTAL DOSE RADIATION TESTING	17
2.10.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	17
2.10.2	Electrical Measurements for Total Dose Radiation Testing	17
APPEND	IX A	18

1 **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices
- (c) MIL-STD-883, Test Method Standard Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 520503301R

Detail Specification Reference: 5205033

Component Type Variant Number: 01 (as required)

Total Dose Radiation Level Letter: R (as required)

1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	I _{DS} @ T _{case} ≤ +25°C max (A) (Note 1)	I _{DS} @ T _{case} = +100°C max (A) (Note 1)	$r_{DS(on)}$ @ T_{amb} = +25°C $max (m\Omega)$ (Note 2)	Case (Note 3)	Weight max (g)	Total Dose Radiation Level Letter (Note 4)
01	BUY65CS08J-01	8	5	450	SMD0.5	1.1	R [100kRAD(Si)]
02	BUY65CS28A-01	28	18	150	SMD2	3.3	R [100kRAD(Si)]
03	BUY65CS08J-02	8	5	450	SMD0.5	1.1	R [100kRAD(Si)]
04	BUY65CS28A-02	28	18	150	SMD2	3.3	R [100kRAD(Si)]

NOTES:

- 1. See Para. 1.5.
- 2. See Para. 2.4.1.
- 3. See Para. 1.7.
- 4. Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



1.5 <u>MAXIMUM RATINGS</u>

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Drain-Source Voltage	V _{DS}	650	V	Note 1
Gate-Source Voltage	V _G s	±20	V	
Drain Current (Continuous)	I _{DS}	Note 2	А	At T _{case} ≤ +25°C Notes 1, 3, 4
		Note 2	Α	At T _{case} = +100°C Notes 3, 4
Drain Current (Pulsed) Variants 01, 03: Variants 02, 04:	Ірм	24 80	Apk	At T _{case} ≤ +25°C Notes 1, 3
Power Dissipation Variants 01, 03: Variants 02, 04:	P _{tot}	75 215	W	Note 5
Avalanche Energy (Single Pulse) Variants 01, 03: Variants 02, 04:	E _{AS}	100 200	mJ	
Operating Temperature Range	T _{op}	-55 to +150	°C	T _{amb}
Storage Temperature Range	T _{stg}	-55 to +150	°C	
Junction Temperature	Tj	+150	°C	
Soldering Temperature	T _{sol}	+250	°C	Note 6
Thermal Resistance, Junction-to-Case Variants 01, 03: Variants 02, 04:	R _{th(j-c)}	1.66 0.58	°C/W	




ISSUE 2


NOTES:

1. Safe Operating Area applies as follows:

VARIANTS 01, 03



VARIANTS 02, 04





- 2. See Para. 1.4.2 for I_{DS} value.
- 3. T_{case} is measured on the PCB at the soldering point to the Drain terminal.
- 4. For $T_{case} > +25$ °C, derate as follows:

$$I_{DS} = \sqrt{\frac{T_{jmax} - T_{case}}{(R_{th(j-c)}) \times (r_{DS(on)}at \ T_{jmax})}}$$

where $r_{DS(on)}$ at T_{jmax} =

- Variant 01, 03: 950mΩ
- Variant 02, 04: 280mΩ
- 5. For $T_{case} > +25$ °C, derate linearly to 0W at $T_{case} = +150$ °C.
- 6. Duration 10 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 <u>HANDLING PRECAUTIONS</u>


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000V.



1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 <u>Leadless Chip Carrier Package (SMD0.5 and SMD2) – 3 Terminals</u>



Symbols	Dimensions (mm)					
	Variant 01, 0	03 (SMD0.5)	Variant 02,	04 (SMD2)		
	Min	Max	Min	Max		
А	7.35	7.69	13.14	13.54		
В	9.97	10.41	17.3	17.75		
С	-	3.3	-	3.75		
D	7.14	7.39	11.05	11.3		
Е	5.59	5.84	11.94	12.19		
F	0.76	-	0.89	-		
G	2.92	3.18	3.86	4.11		
Н	0.76	-	1.27	-		
I	2.29	2.54	3.43	3.68		


NOTES:

The terminal identification is specified by the component's geometry. The terminal identification shall be: terminal 1 = Drain, terminal 2 = Gate, terminal 3 = Source.



1

1.8 <u>FUNCTIONAL DIAGRAM</u>



NOTES:

The case is not connected to any terminal.

1.9 <u>MATERIALS AND FINISHES</u>

Materials and finishes shall be as follows:

- (a) Case
 - The case shall be hermetically sealed and have a ceramic/metal body.
- (b) Terminals

The terminal material and finish shall be Q14 in accordance with the requirements of ESCC Basic Specification No. 23500.

2 REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests - Chart F3

- (a) Verification of Safe Operating Area: The Safe Operating Area shall be verified by performing the Thermal Impedance (Z_{th(j-c)}) ΔV_{SD} test specified in Para. 2.4.1 Room Temperature Electrical Measurements.
- (b) Particle Impact Noise Detection may be performed at any point after Temperature Cycling, prior to Seal.
- (c) Power Burn-in: A high temperature steady-state gate bias test (HTGB) (see Para. 2.8) shall be performed instead of Power Burn-in.

2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4

(a) Terminal Strength is not applicable.



2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified Component symbol (for ESCC qualified components only).
- (b) The ESCC Component Number (see Para. 1.4.1).
- (c) Traceability information.

2.3 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.


2.4 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given in Para. 2.4.3.

2.4.1 Room Temperature Electrical Measurements

Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

Characteristics	Symbols	MIL-STD-750			nits	Units
		Test Method		Min	Max	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	3407	V _{GS} = 0V, I _D = 0.25mA Bias condition C	650	-	V
Gate-to-Source Threshold Voltage	V _{GS(th)}	3403	$V_{DS} \ge V_{GS}, I_D = 1mA$	2	4	V
Gate-to-Source Leakage Current	Igss	3411	V _{GS} = ±20V, V _{DS} = 0V Bias condition C	-100	+100	nA
Drain Current	I _{DSS}	3413	V _{GS} = 0V, V _{DS} = 520V Bias condition C	-	25	μA
Static Drain-to-Source On Resistance	r _{DS(on)}	3421	V _{GS} = 10V, Note 1 Variants 01, 03: I _D = 5A: Variants 02, 04: I _D = 18A:		450 150	mΩ
Source-to-Drain Diode Forward Voltage	V _{SD}	4011	V _{GS} = 0V, Note 1 Variants 01, 03: I _{SD} = 8A: Variants 02, 04: I _{SD} = 28A:	-	1.2 1.2	V
Thermal Impedance	Z _{th(j-c)}	3161	Note 2 Variants 01, 03: I _H = 1.19A: Variants 02, 04: I _H = 2.37A:		1.15 0.56	°C/W
Turn-on Delay Time	t _{d(on)}	3472	V _{GS} = 10V, R _G = 4.7Ω, V _{DS} = 325V Note 3 Variants 01, 03: I _D = 5A: Variants 02, 04: I _D = 18A:		15 28	ns
Rise Time	tr	3472	V_{GS} = 10V, R_{G} = 4.7 Ω , V_{DS} = 325V Note 3 Variants 01, 03: I_{D} = 5A:		10	ns
			Variants 02, 04: I _D = 18A:		20	





ISSUE 2

Characteristics	Symbols	MIL-STD-750	Test Conditions	Test Conditions Limits		Units
		Test Method		Min	Max	
Turn-off Delay Time	t _{d(off)}	3472	$V_{GS} = 10V, R_G = 4.7\Omega, V_{DS} = 325V$ Note 3			ns
			Variants 01, 03: I _D = 5A: Variants 02, 04: I _D = 18A:	- -	45 80	
Fall Time	t _f	3472	$V_{GS} = 10V$, $R_{G} = 4.7\Omega$, $V_{DS} = 325V$ Note 3			ns
			Variants 01, 03: I _D = 5A: Variants 02, 04: I _D = 18A:	-	20 15	
Reverse Recovery Time	t _{rr}	3473	$V_{DD} \le 50V$, di/dt = 100A/ μ s Note 3			ns
			Variants 01, 03: I _{SD} = 8A: Variants 02, 04: I _{SD} = 28A:	-	700 1080	
Input Capacitance	C _{iss}	3431	V _{GS} = 0V, V _{DS} = 100V, f = 1MHz Note 3			nF
			Variants 01, 03: Variants 02, 04:	1.3 4.1	1.7 5.5	
Output Capacitance	Coss	3453	V _{GS} = 0V, V _{DS} = 100V, f = 1MHz Note 3			pF
			Variants 01, 03: Variants 02, 04:	40 120	60 170	
Reverse Transfer Capacitance	Crss	3433	V _{GS} = 0V, V _{DS} = 100V, f = 1MHz Note 3			pF
'			Variant 01: Variant 02: Variant 03:	3 5 -	6 17 5	
			Variant 03:	-	14	
Total Gate Charge	Qg	3471	V _{GS} = 10V, V _{DS} = 325V, Note 3 Variants 01, 03: I _{SD} = 8A: Variants 02, 04: I _{SD} = 28A:	-	30 85	nC
Gate-to-Source Charge	Q _{gs}	3471	V _{GS} = 10V, V _{DS} = 325V, Note 3 Variants 01, 03: I _{SD} = 8A: Variants 02, 04: I _{SD} = 28A:	-	10 30	nC
Gate-to-Drain Charge	Q_{gd}	3471	V _{GS} = 10V, V _{DS} = 325V, Note 3 Variants 01, 03: I _{SD} = 8A: Variants 02, 04: I _{SD} = 28A:		8 25	nC



2.4.2 <u>High and Low Temperatures Electrical Measurements</u>

Characteristics	Symbols	MIL-STD-750		Lin	nits	Units
		Test Method	(Note 4)	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	3403	$T_{amb} = +125 (+0 -5)^{\circ}C$ $V_{DS} \ge V_{GS}$, $I_{D} = 1mA$	1.5	-	V
			$T_{amb} = -55 (+5 -0) ^{\circ}C$ $V_{DS} \ge V_{GS}, I_{D} = 1mA$	-	5	V
Gate-to-Source Leakage Current	I _{GSS}	3411	T_{amb} = +125 (+0 -5)°C V_{GS} = ±20V, V_{DS} = 0V Bias condition C	-200	+200	nA
Drain Current	I _{DSS}	3413	T_{amb} = +125 (+0 -5)°C V_{GS} = 0V, V_{DS} = 520V Bias condition C	-	250	μA
Static Drain-to-Source On Resistance	r _{DS(on)}	3421	T _{amb} = +125 (+0 -5)°C V _{GS} = 10V, Note 1 Variants 01, 03: I _D = 5A: Variants 02, 04: I _D = 18A:		900 260	mΩ

2.4.3 <u>Notes to Room, High and Low Temperatures Electrical Measurements</u>

- 1. Pulsed measurement: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 2. The $Z_{th(j-c)}$ limit is guaranteed by performing a ΔV_{SD} (go-no-go) test. The following test conditions and limits shall also apply:
 - V_{DS} = 20V
 - t_M < 75µs
 - I_M = 10mA
 - t_H = 25ms
 - V_{SD} = 40mV minimum, 60mV maximum
- 3. Read and record measurements shall be performed on a sample of 32 components with 0 failures allowed. Alternatively a 100% inspection may be performed.
- 4. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.



2.5 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Abs	olute	
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	I _{DSS}	±10 or (1) ±100%	1	25	μΑ
Static Drain-to-Source On Resistance (Note 2)	r _{DS(on)}				mΩ
Variants 01, 03: Variants 02, 04:		±20% (3) ±20% (3)	-	450 150	

NOTES:

- 1. Whichever is the greater.
- 2. Measured only prior to HTRB Burn-in and after HTGB Burn-in.
- 3. Referred to the measurement prior to HTRB Burn-in.



2.6 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	IDSS	±10 or (1) ±100%	-	25	μА
Static Drain-to-Source On Resistance Variants 01, 03: Variants 02, 04:	r DS(on)	±20% ±20%	- -	450 150	mΩ

NOTES:

2.7 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	520 (Note 1)	V
Gate-to-Source Voltage	V _G s	0	V
Duration	t	240 minimum	Hours

NOTES:

2.8 HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS

HTGB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V_{GS}	16	V
Duration	t	48 minimum	Hours

Whichever is greater.

^{1.} Voltage may be switched off during cool down.



2.9

A.

OPERATING LIFE CONDITIONS

Operating Life shall consist of High Temperature Reverse Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition A, followed by High Temperature Steady-State Gate Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition B. The test conditions are as follows:

High Temperature Reverse Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V_{DS}	520 (Note 1)	V
Gate-to-Source Voltage	V _G s	0	V
Duration	t	1000 minimum	Hours

High Temperature Steady State Gate Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V_{DS}	0	V
Gate-to-Source Voltage	V _G s	16	V
Duration	t	1000 minimum	Hours

NOTES:

^{1.} Voltage may be switched off during cool down.



2.10 TOTAL DOSE RADIATION TESTING

2.10.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> The following bias condition shall be used during irradiation testing:

- V_{GS} = +15V
- V_{DS} = 0V

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

2.10.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Para. 2.4.1 Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T_{amb} = +25 ±3°C.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The parameters to be measured during irradiation testing and on completion of irradiation testing are shown below:

Characteristics	Symbols	Limits			Units
				olute	
		(Δ)	Min	Max	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	±20%	650	-	V
Gate-to-Source Threshold Voltage	V _{GS(th)}	+10%, -50%	2	4	V
Gate-to-Source Leakage Current	Igss	±20	-100	+100	nA
Drain Current	I _{DSS}	-	-	25	μA
Static Drain-to-Source On Resistance Variants 01, 03:	r _{DS(on)}				mΩ
Variants 02, 04:		±20%	-	450	
		±20%	-	150	
Source-to-Drain Diode Forward Voltage	V _{SD}				V
Variants 01, 03:		±10%	-	1.2	
Variants 02, 04:		±10%	•	1.2	



APPENDIX A AGREED DEVIATIONS FOR INFINEON TECHNOLOGIES (D)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 1.4.2 Component Type Variants	The following note applies: Variants 01, 02 originate from an 8 inch wafer process. Variants 03, 04 originate from a 12 inch wafer process.
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Production Control - Chart F2	The 3 component sample Dimension Check need only be performed once on each component package production lot.
Para. 2.1.1.1 Deviations from Screening Tests - Chart F3	Temperature Cycling: shall be performed in accordance with MIL-STD-883, Test Method 1010, Test Condition C, 20 cycles at maximum storage temperature rating specified in the Detail Specification.
	High and Low Temperatures Electrical Measurements: may be performed at any point after High Temperature Steady-State Gate Bias Burn-in, prior to Seal, but shall still count towards Check for Lot Failure.
	Seal, Fine Leak: shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
	Radiographic Inspection: is not applicable.
	Solderability: is not applicable unless otherwise stipulated in the Purchase Order.
Para. 2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4	Temperature Cycling: shall be performed in accordance with MIL- STD-883, Test Method 1010, Test Condition C, 100 cycles at maximum storage temperature rating specified in the Detail Specification.
	Seal, Fine Leak: shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
Para. 2.2 Marking	For the purposes of marking of the ESCC Component Number on the body of the component, the Variant Number may be marked as a single digit (e.g. 1 for Variant 01).
Para. 2.4.1 Room Temperature Electrical Measurements	The read and record 32 component sample electrical measurements for characteristics $t_{d(on)}$, t_r , $t_{d(off)}$, t_f , t_{rr} , C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} and Q_{gd} need only be performed once on each wafer lot used to supply components to this specification. Any failure shall result in rejection of the wafer lot. The sample measurement may be performed at any time during production.



ADDITIONAL DATA - INFINEON TECHNOLOGIES (D)

(a) Derating for Space Application

These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied:

Single Event Safe Operating Area

