

# DOCUMENT CHANGE REQUEST

321 DCR number Changes required for: N/A Originator: Christian Ferre Date: 2007/02/21 Organisation: CNES Date sent: 2007/02/21 Status: IMPLEMENTED Title: Integrated Circuits Silicon Monolithic CMOS Gate Array/Embedded Array, based on Type MH1RT Number: 9202/076 Issue: 1 Other documents affected: Page: 1.4.1 page 5 1.5 PAGE 10 1.7.1 PAGE 11 1.7.2 PAGE 12 1.7.3 PAGE 13 1.7.4 PAGE 15 1.7.5 PAGE 16 2.3.1.1 PAGE 20, 2.3.1.2 PAGE 22, 2.3.1.3 PAGE 24, 2.3.1.4 PAGE 25 2.3.2 PAGE 26 Paragraph: 1.4.1 page 5 1.5 PAGE 10 1.7.1 PAGE 11 1.7.2 PAGE 12 1.7.3 PAGE 13 1.7.4 PAGE 15 1.7.5 PAGE 16 2.3.1.1 PAGE 20, 2.3.1.2 PAGE 22, 2.3.1.3 PAGE 24, 2.3.1.4 PAGE 25 2.3.2 PAGE 26 Original wording: Proposed wording: see attached file Justification: see attached file

Attachments:

DCR321att2.pdf, modifs\_9202076\_issue\_1.doc, DCR321att9202076.pdf, DCR321att.pdf, null

Modifications:

The following amendments and additional changes shall apply to this DCR:

See attached mark-up for details.

Para 1.8 (ref. "DCR321 Change #1" replaced as follows)

Add note 1 to para 1.8 Functional Diagram:

"1. For all packages the lid is internally connected to the ground terminal as specified in the ASIC Sheet."

Para 1.4.1 (ref. "DCR321 Change #2" replaced as follows)

Amend the Manufacturer Specific ASIC Identification to be a 3 character code where:

"XYZ: Individual 3 character code allocated by the Manufacturer to a specific ASIC design".

(previously the 1st letter of the code was meant to indicate the Manufacturer)

Para 1.5 (ref. "DCR321 Change #3" replaced as follows)

Maximum rating for "Supply Current" shall be "See ASIC Sheet" (was "+/-60mA")

New characteristic "Input current" added with max rating "+/-60mA" and note "Each Input Pin"

Para 1.5 (ref. "DCR321 Change #4" replaced as follows)

Delete the various package references from the Thermal Resistance characteristic column ("MQFP-F196" etc) and replace the max rating values by "See ASIC Sheet". "Note 3" is deleted for Thermal Resistance.

Additional Justification: Thermal Resistance value is variable depending on package and circuit function. Accordingly the value should be specified in the applicable ASIC Sheet.

Para 2.3.1 (ref. "DCR321 Change #6" amended as follows)

Characteristic titles and symbols are amended to be consistent with other ESCC specifications i.e.:

"Positive Trigger Threshold Voltage"; "VTP" (instead of "Threshold Schmitt Trigger Input Voltage"; "VT+")

"Negative Trigger Threshold Voltage"; "VTN" (instead of "Threshold Schmitt Trigger Input Voltage"; "VT-")

"Hysteresis Voltage"; "VH" (instead of "Hysteresis"; "Delta VT")

The limits for para 2.3.1.1 for VIL & VIH are "690mVmax" & "1.89Vmin" respectively (instead of "0.3VDD" & "0.7VDD")

The limit in para 2.3.1.2, 2.3.1.3 & 2.3.1.4 for VIL is "800mVmax" (instead of "0.8Vmax")

Additional Justification: For clarification & consistency purposes.

Para 2.3.2 (ref. "DCR321 Change #7" amended as follows)

Notes "8" & "9" are renumbered as "6" & "7" (also in para 2.3.1.4)

Para 2.3.1 & 2.4 (editorial change only)

Amend "Low Level Output Voltage" value in tables & notes to be "400mVmax" (instead of "0.4Vmax")

Additional Justification: For consistency purposes.

Approval signature:



Date signed:	
2007-02-21	



# Modifications of 9202/076 Issue 1 - DCR # 321

# 1. Change #1:

For MH1RT ASIC family, Atmel proposes its packages with lid connected to ground.

#### Reason of change:

The note 'lid is connected to ground' is not specified in the detail specification 9202/076.

### **Description of change:**

In §1.7.1 MQFPF196, §1.7.2 MQFPF256, §1.7.3 MQFPT352, §1.7.4 MCGA349 and §1.7.5 MCGA472, Add note 3. lid is connected to ground.

# 2. Change #2:

§1.4.1 ESCC component number

'XYZ' has to stay a code with 3 digits allocated to Atmel.

# Reason of change:

In 9202/076, 'X' is a single letter allocated by ESCC executive, and only 2 digits ('YZ') are allocated to Atmel to identify the ASIC.

Atmel needs 3 digits to identify its ASIC: 'X' indicates the country, and 'YZ' is a chrono. For instance 'FPK' is Atmel identification for 'HBRISC2'.

### **Description of change:**

replace

• Manufacturer Specific ASIC Identification: XYZ (as applicable) where:

X : Single letter allocated by the ESCC Executive to the manufacturer and each complete code registered with the ESCC Executive Secretariat.

YZ: Individual 2 character code allocated by the Manufacturer to a specific ASIC design. By:

Manufacturer Specific ASIC Identification: XYZ.

# 3. Change #3:

§1.5. Maximum ratings: Clarification expected

### Reason of change:

To avoid confusion between supply pin and other input pins

#### **Description of change:**

Add in line 'supply current', row 'remarks': 'Each supply pin'

# 4. Change #4:

§1.5. Maximum ratings: Mismatch about notes

#### Reason of change:

Note 3 is not suitable for 'thermal resistance'

ALL RIGHTS RESERVED / DROITS RESERVES

ATMEL PROPERTY



Note 4 is not complete.

# **Description of change:**

- Add note 3
- 3. Rth(j-c) is given for the smallest available matrix which corresponds to the worst case (highest junction-to-case resistance).
- Rename Note 3 in Note 4 (suitable for 'soldering temperature'), add note 4 is applicable for MQFP packages.

# 5. Change #5:

§1.7.4 MCGA349

'A' is missing in bottom view description.

# 6. Change #6:

§2.3.1. Room temperature electrical measurements : VIL, VIH, VT

# Reason of change:

Information is missing to be homogeneous with Atmel MH1RT datasheet.

### **Description of change:**

§2.3.1.1 (VDD=2.5V)

Add:

Low level input voltage	VIL	-	CMOS buffers VDD=2.3V		0.3 VDD	V
High level input voltage	VIH	-	CMOS buffers VDD=2.7V	0.7 VDD		<b>V</b>
Threshold Schmitt trigger input voltage	VT+	-	Note 5	1.06	1.61	V
Threshold Schmitt trigger input voltage	VT-	-	Note 5	0.78	1.25	V
Hysteresis	Delta VT	-	Note 5	0.25		V

§2.3.1.2 (VDD=3V)

Add:

Low level input voltage	VIL	-	CMOS buffers VDD=2.7V		0.8	V
High level input voltage	VIH	-	CMOS buffers VDD=3.3V	2		٧
Threshold Schmitt trigger input voltage	VT+	-	Note 5	1.25	1.93	٧
Threshold Schmitt trigger input voltage	VT-	-	Note 5	0.90	1.42	V
Hysteresis	Delta VT	-	Note 5	0.31		V

ALL RIGHTS RESERVED / DROITS RESERVES

ATMEL PROPERTY



§2.3.1.3 (VDD=3.3V)

Add:

Low level input voltage	VIL	-	CMOS buffers VDD=3V		0.8	V
High level input voltage	VIH	•	CMOS buffers VDD=3.6V	2		V
Threshold Schmitt trigger input voltage	VT+	1	Note 5	1.40	2.08	V
Threshold Schmitt trigger input voltage	VT-	1	Note 5	0.99	1.51	V
Hysteresis	Delta VT	-	Note 5	0.37		V

§2.3.1.4 (VDD=2.5, 3 or 3.3V VCC=5V)

Add:

Low level input voltage	VIL	-	PICV, PICV5 buffers VDD min		0.8	V
High level input voltage	VIH	•	PICV, PICV5 buffers VDD max	2		>
Threshold Schmitt trigger input voltage	VT+		Note 5	1.40	2.08	٧
Threshold Schmitt trigger input voltage	VT-	1	Note 5	0.99	1.51	V
Hysteresis	Delta VT	-	Note 5	0.37		V

# 7. Change #7:

§2.3.2. Notes to electrical measurements

# Reason of change:

Notes 6 and 7 are no more applicable in final version

# **Description of change:**

Remove notes 6 and 7.

MARK-UP CONCLUSION
PER Del 321
S. Thank.
91717



Pages 1 to 28

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, GATE ARRAY/EMBEDDED ARRAY

**BASED ON TYPE MH1RT** 

ESCC Detail Specification No. 9202/076

2 Draft # July 2007

Issue / December 2006





ESCC Detail Specification No. 9202/076

PAGE 2

ISSUE 1

### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2006. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.







# **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION			
321	Specification upissued	to incomposate	changes per DCR.	



# TABLE OF CONTENTS

<u>1.</u>	GENERAL	<u>5</u>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.4.3	Manufacturer Specific ASIC Identification	9
1.5	Maximum Ratings	10
1.6	Handling Precautions	10
1.7	Physical Dimensions and Terminal Identification	11
1.7.1	Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads	11
1.7.2	Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads	12
1.7.3	Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads	13
1.7.4	Multilayer Column Grid Array (MCGA-349) - 349 Columns	15
1.7.5	Multilayer Column Grid Array (MCGA-472) - 472 Columns	16
1.8	Functional Diagram	17
1.9	Pin Assignment	17
1.10	Instruction Set and Timing Diagrams	17
1.11	Protection Network	18
<u>2.</u>	REQUIREMENTS	<u>18</u>
2.1	General	18
2.1.1	Deviations from the Generic Specification	18
2.1.1.1	Deviations from Screening Tests	18
2.2	Marking	18
2.3	Electrical Measurements at Room, High and Low Temperatures	19
2.3.1	Room Temperature Electrical Measurements	19
2.3.1.1	Room Temperature Electrical Measurements for Components Specified at Single Supply	
0040	Voltage VDD = 2.5V	19
2.3.1.2	Room Temperature Electrical Measurements for Components Specified at Single Supply	21
2.3.1.3	Voltage VDD = 3V  Room Temperature Electrical Measurements for Components Specified at Single Supply	21
2.3.1.3	Voltage VDD = 3.3V	22
2.3.1.4	Room Temperature Electrical Measurements for Components Specified for Bi-voltage	22.
2.0.1,	Operation at VDD = 2.5V, 3V or 3.3V and VCC = 5V.	24
2.3.2	Notes to Electrical Measurements Tables	25
2.3.3	High and Low Temperatures Electrical Measurements	26
2.4	Parameter Drift Values	26
2.5	Intermediate and End-Point Electrical Measurements	27
2.6	Power Burn-in Conditions	27
2.7	Operating Life Conditions	27
2.8	Total Dose Radiation Testing	27
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	27
2.8.2	Electrical Measurements for Total Dose Radiation Testing	27



#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

### 1.3 TERMS, DEFINITIONS. ABBREVIATIONS. SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component number shall be constituted as follows:

Example: 920207601RXYZ

- Detail Specification Reference: 9202076
- Component Type Variant Number: 01 (as required)

معلعله.

- Total Dose Radiation Level Letter: R (as required)
- Manufacturer Specific ASIC Identification: XYZ (as applicable) where:

M: Simple letter allocated by the ESCO Executive to the manufacturer and each complete code registered with the ESCO Executive Secretariat.

XYZ: Individual 2 character code allocated by the Manufacturer to a specific ASIC design.

# 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
01	TH1099ER	988000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3



Variant	Based on	Circuit	Supply	Case	Terminal	Weight	Total Dose	Notes
Number	Туре	Function	Voltage		Material and Finish (Note 5)	maxg	Radiation Level Letter (Note 6)	
02	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 3
03	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F196	D2	10	R [100kRAD(Si)]	1, 3
04	TH1099ER	988000 sites	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1, 3
05	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3
06	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 3
07	TH1156ER	1558000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 3
08	TH1156ER	1558000 sites	Single Supply (3V)	MCGA-349	R -	9	R [100kRAD(Si)]	1,3
09	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3
10	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1,3
11	TH1242ER	2422000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,3
12	TH1242ER	2422000 sites	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,3
13	TH1332ER	3319000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,3
14	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
15	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3

# ESCC Detail Specification No. 9202/076

PAGE 7

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
16	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F196	D2	10	R [100kRAD(Si)]	2, 3
17	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
18	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
19	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3
20	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
21	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
22	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
23	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3
24	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
25	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
26	TH1332ES	3319000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
27	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
28	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 4
29	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F196	D2	10	R [100kRAD(Si)]	1, 4



Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
30	TH1M099ER	988000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,4
31	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
32	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 4
33	TH1M156ER	1558000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,4
34	TH1M156ER	1558000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,4
35	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
36	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1,4
37	TH1M242ER	2422000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 4
38	TH1M242ER	2422000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1, 4
39	TH1M332ER	3319000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 4
40	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
41	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
42	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F196	D2	10	R [100kRAD(Si)]	2, 4
43	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 4



Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
44	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
45	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
46	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4
47	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	Ŕ	9	R [100kRAD(Si)]	2, 4
48	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
49	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
50	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4
51	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 4
52	TH1M332ES	3319000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4

#### NOTES:

- 1. The component is specified for operation at a nominal single supply voltage  $V_{DD} = 2.5V$ , 3V or 3.3V.
- The component is specified for bi-voltage operation at V<sub>DD</sub> = 2.5V, 3V or 3.3V and inputs and/or outputs tolerant or compliant to V<sub>CC</sub> = 5V.
- 3. The ASIC design will be customised at metal levels.
- 4. The ASIC design will be customised at base wafer and metal levels.
- The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.
- The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

# 1.4.3 <u>Manufacturer Specific ASIC Identification</u>

An ASIC Sheet shall be produced by the Manufacturer, after negotiation with the Orderer, that, as a minimum, specifies all the requirements unique to the specific ASIC design that are identified herein as being specified in the ASIC Sheet. The ASIC Sheet shall be held under configuration control by the Manufacturer. For identification and traceability purposes the Manufacturer shall allocate a unique Manufacturer Specific ASIC Identification to the ASIC Sheet and the specific ASIC design as specified in The ESCC Component Number herein.



### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V <sub>DD</sub> V <sub>CC</sub>	-0.5 to 4 -0.5 to 6	V	Note 1
Input Voltage 2.5V, 3V, 3.3V Range 5V Compliant 5V Tolerant	V <sub>iN</sub>	-0.5 to V <sub>DD</sub> +0.5 -0.5 to V <sub>CC</sub> +0.5 -0.5V ≤ V <sub>CC</sub> ≤ 6	V	Note 1, 2
Device Power Dissipation (Continuous)	P <sub>D</sub>	See ASIC Sheet	W	
Supply Current	I <sub>DDop</sub>	See #80 ASICShe	<b>d</b> rmA	
Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
Junction Temperature	Tj	+175	°C	
Thermal Resistance Junction to case  MQFP-F196  MQFP-F256  MGFP-T352  MGCC-T372	R <sub>th(j-c)</sub>	See ASICSheet	°C/W	<del>čiotes</del> 3.
Soldering Temperature	T <sub>sol</sub>	+300	°C	Note 3

### NOTES:

Conclusion

from QCT on this point

- 1. With reference to  $V_{SS} = 0V$ .
- 2. Applicable to all inputs. Input current limited to  $I_{IC} = \pm 10$ mA.
- Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

# 1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 3 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 4000 Volts.

Input Current IIN ± 60 mA Each Input pin
--



# 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

# 1.7.1 Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads




Symbols	Dimensio	Notes	
Symbols	Min	Max	Notes
Α	2.13	2.65	
A1	1.83	2.24	-
A2	0.202	0.202 0.204	
С	0.102	0.203	1
D/E	46.73	47.94	
D1/E1	34.03	34.54	
e	0.635	BSC	1
f	0.15	0.25	1
L	6.35	6.7	1
N1/N2	49		Each side

# NOTES:

- Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



# 1.7.2 Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads




Symbols	Dimensi	Notes			
Symbols	Min	Min Max			
Α	2.41	3.18			
A1	2.06	2.56			
A2	0.05 0.36				
С	0.1	0.2	1		
D/E	53.23	55.74			
D1/E1	36.83	37.34			
е	0.508	BSC	1		
f	0.15	0.25	1		
L	8.2	9.2	1		
N1/N2	64		Each side		

# NOTES:

- Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



# 1.7.3 <u>Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads</u>



Symbols	Dimensi	Notes	
Symbols	Min	Max	Notes
A1	2.35	3.15	
A2	A2 0.05 0.35		
b	0.19	0.25	1
С	0.11	0.2	1
D1/E1	47.52	48.48	
е	0.50 BSC		1
F	4.5	5.5	
G	2.5 2.6		
J	0.75	1.05	



Symbols	Dimensio	Netos	
	Min	Max	Notes
К	-	0.5	1
L	74.85	76.4	
L1	74.6	75.4	
m	2.5	2.65	
N1/N2	88		Each side


# NOTES:


- 1. Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



# 1.7.4 Multilayer Column Grid Array (MCGA-349) - 349 Columns

SOTTOM VIEW TOP VIEW





Symbols	Dimensi	Notes	
Symbols	Min	Max	Notes
Α	4.3	5.9	
A1	1.4	1.85	
A2	2.4	3.45	
b	0.79	0.99	1





Symbols	Dimensi	Notes	
	Min	Max	Notes
D/E	24.8 25.2		
D1/E1	22.		
е	1.27 BSC		1

# NOTES:

- Applies to all columns.
- 2. Terminal identification is specified by reference to the index corner as shown.

# 1.7.5 <u>Multilayer Column Grid Array (MCGA-472) - 472 Columns</u>







Cumbala	Dimensi	Nata-	
Symbols	Min	Max	Notes
A	A 4.3		
A1	1.4	1.85	,
A2	2.6	3.45	
b	0.79	0.99	1
D/E	28.77	29.23	
D1/E1	26.67		
е	1.27 BSC		1

#### NOTES:

- Applies to all columns.
- 2. Terminal identification is specified by reference to the index corner as shown.
- 1.8 FUNCTIONAL DIAGRAM

See ASIC Sheet.

NATES!


1.9

1. For all packages the lid is internally connected to the PIN ASSIGNMENT ground terminal as specified in the ASIC Sheet.

1.10 <u>INSTRUCTION SET AND TIMING DIAGRAMS</u> See ASIC Sheet.



#### 1.11 PROTECTION NETWORK



### 2. <u>REQUIREMENTS</u>

# 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

# 2.1.1 <u>Deviations from the Generic Specification</u>

# 2.1.1.1 Deviations from Screening Tests

High Temperature Reverse Bias Burn-in shall not be performed.

# 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and



as follows.

As a minimum the information to be marked on the component shall be:

- (a) The ESCC qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information.

The complete marking shall be as specified in the ASIC Sheet.

# 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

### 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

# 2.3.1.1 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{\rm DD}$ = 2.5V

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1 (V <sub>DD</sub> = 2.5 ± 0.2V)	Min	Max	
Functional Test 1	-	3014	See ASIC Sheet V <sub>DD</sub> =2.3V	-	-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>DD</sub> =2.5V	+	-	-
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =2.7V	-	-	-
Supply Current, Stand-by	IDDSB	3005	See ASIC Sheet		mA	
Supply Current, Operating	IDDOP	3005	See ASIC Sheet		mA	
Low Level Input Current	ارر	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	l <sub>ILPU</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	70	230	μА
Low Level Input Current, Pull-down Resistor PRD1	I <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	Ац
High Level Input Current	1111	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	-	±5	μΑ



	Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
			Test Method	Note 1 $(V_{DD} = 2.5 \pm 0.2V)$	Min	Max	
ᢇ* ->	High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	70	540	μА
/ W	Output Leakage Current Third State, Low Level Applied	I <sub>OZL</sub>	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =2.7V	ı	-1	μА
	Output Leakage Current Third State, High Level Applied	lozн	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =2.7V	-	. 1	μА
	Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 2.7V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μΑ
	Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 2.7V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	<u>+2</u>	μΑ
	Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DD</sub> =2.3V, I <sub>OL</sub> =800μA PO11 Buffers Note 3	-	0.4 400	mV
	High Level Output Voltage	V <sub>ОН</sub>	3006	V <sub>DD</sub> =2.3V, I <sub>OH</sub> =-600μA PO11 Buffers Note 4	2	-	V
	Output Short Circuit Current, to V <sub>DD</sub>	l <sub>osn</sub>	-	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	15	mA
	Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	8	mΑ
	Input Capacitance	C <sub>IN</sub>	3012	Note 5	-	2.4	pF
	Output Capacitance	C <sub>OUT</sub>	3012	Note 5	<u>.</u>	5.6	pF
	Input/Output Capacitance	CNO	3012	Note 5	-	6.6	pF
_	Timings	•	3003	See ASIC	Sheet		ns
	Low Level hout Voltage	VIL.	-	CMOS Buffers $V_{DD} = 2.3V$	1	690	m√
~* {	High Level Input Voltage	V <sub>IH</sub>	_	CMOS Buffers VDD=2.7V	1.89	<b>-</b>	<b>V</b>
	Positive Trager Threshold Voltage	Y <sub>TP</sub>	-	Note5	1.06	1.61	٧
	Negative Trigger Threshold Voltage	VTN	_	Note5	D-78	1.25	٧
	Hysteresis Voltage	VH	-	Note5	150	-	mΥ






# 2.3.1.2 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{\rm DD}=3V$

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	Limits	
		Test Method	Note 1 (V <sub>DD</sub> = 3 ± 0.3V)	Min	Max	
Functional Test 1	-	3014	See ASIC Sheet V <sub>DD</sub> =2.7V	-	-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>DD</sub> =3V	-	-	
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =3.3V	-	-	-
Supply Current, Stand-by	I <sub>DDSB</sub>	3005	See ASIC	Sheet		mA
Supply Current, Operating	DDOP	3005	See ASIC	Sheet		mA
Low Level Input Current	Ι <sub>Ι</sub> <u>.</u>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	l <sub>iLPU</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	108	330	μА
Low Level Input Current, Pull-down Resistor PRD1	I <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current	l <sub>lH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current, Pull-down Resistor PRD1	f <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	108	825	μА
Output Leakage Current Third State, Low Level Applied	I <sub>OZ</sub> L	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.3V	-	-1	μА
Output Leakage Current Third State, High Level Applied	l <sub>OZH</sub>	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.3V	-	1	μА
Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 3.3V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 3.3V, PO11X Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА








Low Level Input Voltage	VIL	-	CMOS Buffers VDD= 2.7V	_	800	mV
High Level Input Voltage	√ı <sub>H</sub>		CMOS Buffers VDD = 3.3V	2		V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	-	Note 5	1.25	1.93	٧
Negative Triager Threshold Voltage	V-7	_	Note5	0.9	1.42	V
Hysteresis Voltage	٧H	_	Note 5	0-31	_	mV



D.3V) Min	Max 9.4 400	*
-1mA -	1	*
	100	ΜV
2.4	-	V
High - o V <sub>DD</sub>	21	mA
High - o V <sub>SS</sub>	12	mA
-	2.4	pF
•	5.6	pF
-	6.6	рF
See ASIC Sheet		ns
Level shorted to V <sub>SS</sub> Note 5  3012 Note 5  3012 Note 5  3012 Note 5  3003 See ASIC S		- 2.4 - 5.6 - 6.6

# 2.3.1.3 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD}=3.3V$

Characteristics	Symbols MIL-STD-883		Test Conditions	Limits		Units
		Test Method	Note 1 $(V_{DD} = 3.3 \pm 0.3V)$	Min	Max	
Functional Test 1	_	3014	3014 See ASIC Sheet V <sub>DD</sub> =3V		-	-
Functional Test 2	_	3014	See ASIC Sheet V <sub>DD</sub> =3.3V		-	_
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =3.6V	-	-	-
Supply Current, Stand-by	I <sub>DD\$B</sub>	3005	See ASIC Sheet		mA	
Supply Current, Operating	I <sub>DDOP</sub>	3005	See ASIC Sheet			mA
Low Level Input Current	IIL	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	lileu	3009 V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2		120	400	μА





Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1 (V <sub>DD</sub> = 3.3 ± 0.3V)	Min	Max	
Low Level Input Current, Pull-down Resistor PRD1	l <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current	I <sub>IH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	1 <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	_	±5	μА
High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	150	900	μΑ
Output Leakage Current Third State, Low Level Applied	l <sub>OZL</sub>	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	_	-1	μА
Output Leakage Current Third State, High Level Applied	lozh	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	-	1	μА
Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 3.6V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	<sup>1</sup> ocs	-	V <sub>OUT</sub> =0V to 3.6V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DD</sub> =3V I <sub>OL</sub> =2mA PO11 Buffers Note 3	3	9:4 400	* <b>m</b> V
High Level Output Voltage	V <sub>OH</sub>	3006	V <sub>DD</sub> =3V I <sub>OL</sub> =-1.8mA PO11 Buffers Note 4	2.4	-	V
Output Short Circuit Current, to V <sub>DD</sub>	<sup>1</sup> osn		PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	23	mA
Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	13	mA
Input Capacitance	C <sub>IN</sub>	3012	Note 5	-	2.4	pF
Output Capacitance	C <sub>OUT</sub>	3012	Note 5	•	5.6	pF
Input/Output Capacitance	C <sub>I/O</sub>	3012	Note 5	-	6.6	pF

see ->

\* P 2.3.1.3 P23

Low Level Input Voltage	VIL	_	CMOS Buffers VOD=3V	_	80 Q	mV
High Level Input Voltage	√ı <sub>H</sub>	-	CMOS Buffers Vbb=3.6V	2	_	V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	-	Notes	1.4	2.08	٧
Negative Trigger Threshold Voltage	V-7	_	Note5	0.99	1.51	<b>V</b>
Hysteresis Voltage	٧ <sub>H</sub>	_	Note 5	370	_	mV

PAGE 24

ISSUE 1

Characteristics	Symbols			Conditions Limits		Units
		Test Method	Note 1 $(V_{DD} = 3.3 \pm 0.3V)$	Min	Max	
Timings	-	3003	See ASIC S	Sheet		ns

# 2.3.1.4 Room Temperature Electrical Measurements for Components Specified for Bi-voltage Operation at $V_{DD}=2.5V$ , 3V or 3.3V and $V_{CC}=5V$ .

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
	Test Met		Note 1 [V <sub>DD</sub> = 2.5 ± 0.2V, 3 ± 0.3V, 3.3 ± 0.3V (Note 2) V <sub>CC</sub> =5 ± 0.5V (Note 2)	Min 6 7	Max	
Functional Test 1	-	3014	3014 See ASIC Sheet V <sub>CC</sub> =4.5V, V <sub>DD</sub> =3V		-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>CC</sub> =5V, V <sub>DD</sub> =3.3V	-	-	-
Functional Test 3	-	3014	See ASIC Sheet V <sub>CC</sub> =5.5V, V <sub>DD</sub> =3.6V	-	-	-
Supply Current, Stand-by	DDSB	3005	See ASIC Sheet		·	mA
Supply Current, Operating	IDDOP	3005	See ASIC Sheet			mA
Low Level Input Current	I <sub>IL</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	jiľbú	3009	3009 V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2		690	μА
Low Level Input Current, Pull-down Resistor PRD1	l <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2		±5	μА
High Level Input Current	I <sub>IH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	3010 V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2		±5	μА
High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	3010 V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2		400	μА
Output Leakage Current Third State, Low Level Applied	lozL	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V		-1	μА

see attached P2.3.1.4 (224)

Low Level Input Voltage	VIL	-	PICV, PICV 5 Buffers VDB = VDDmin	_	800	mV
High Level Input Voltage	√ı <sub>H</sub>		PICV, PICV5 Buffers VDD=VDDmex	2	_	V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	_	Note5	1.4	2.08	٧
Negative Trigger Threshold Voltage	VTN		Note 5		1.51	V
Hysteresis Voltage	٧H	_	Note 5	370	_	m٧



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1 [V <sub>DD</sub> = 2.5 ± 0.2V, 3 ± 0.3V, 3.3 ± 0.3V (Note <b>x</b> ) V <sub>CC</sub> =5 ± 0.5V (Note <b>x</b> )	Min -6 -7	Max	
Output Leakage Current Third State, High Level Applied	lozн	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	-	1	μА
Input Current, Cold Sparing	l <sub>ics</sub>	-	V <sub>IN</sub> =0V to 3.6V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 3.6V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	<u>+2</u>	μА
Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DĐ</sub> =V <sub>DD</sub> min, V <sub>CC</sub> =4.5V	-	9:4 4:00	mV mV
High Level Output Voltage	V <sub>OH</sub>	3006	$V_{DD}=V_{DD}$ min(2.5V), $V_{CC}=4.5$ V	2	-	V
			$V_{DD}$ = $V_{DD}$ min(3V, 3.3V), $V_{CC}$ =4.5V	2.4	-	V
Output Short Circuit Current, to V <sub>DD</sub>	losn	-	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	28	mA
Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	17	mA
Input Capacitance	CIN	3012	Note 5	-	2.4	pF
Output Capacitance	C <sub>OUT</sub>	3012	Note 5		5.6	pF
Input/Output Capacitance	C <sub>I/O</sub>	3012	Note 5	-	6.6	рF
Timing	-	3003	See ASIC S	heet		ns

### 2.3.2 Notes to Electrical Measurements Tables

- Unless otherwise specified: all inputs and outputs shall be tested for each characteristic; Inputs not under test shall be V<sub>IN</sub> = V<sub>SS</sub>, V<sub>CC</sub> or V<sub>DD</sub> and outputs not under test shall be open; V<sub>SS</sub> = 0V.
- Standard pull-ups: PRU# where # = [1-31] index for Ron:

Ron = # x R0 = 19k $\Omega$  typical (12 to 30k $\Omega$ ) in 2.5V range.

Ron = # x R0 =  $15k\Omega$  typical (10 to  $25k\Omega$ ) in 3V range.

Ron = # x R0 =  $14k\Omega$  typical (9 to  $25k\Omega$ ) in 3.3V range.

5V tolerant/compliant pull-ups: PRU# where # = [1-31] index for Ron:

Ron =  $\# \times R0 = 14k\Omega$  typical (8 to  $25k\Omega$ ) in each range.

Standard pull-downs: PRD# where # = [1-31] index for Ron:

Ron = # x R0 =  $11k\Omega$  typical (5 to  $30k\Omega$ ) in 2.5V range.

Ron = # x R0 =  $9k\Omega$  typical (4 to  $25k\Omega$ ) in 3V range.



Ron = # x R0 =  $8k\Omega$  typical (4 to  $20k\Omega$ ) in 3.3V range.

5V tolerant/compliant pull-downs: PRD# where # = [1-31] index for Ron:

Ron = # x R0 =  $36k\Omega$  typical (17 to  $80k\Omega$ ) in 2.5V range.

Ron =  $\# \times R0 = 23k\Omega$  typical (11 to  $55k\Omega$ ) in 3V range.

Ron =  $\# \times R0 = 19k\Omega$  typical (9 to  $45k\Omega$ ) in 3.3V range.

#### 3. Output buffers: PO\$# where

\$ = [1-12] quantity of output driving capability of p-channels.

#=[1-12] quantity of output driving capability of n-channels.

Standard buffers (including cold sparing)

IO = 1.6, 1.8, 2mA measured at  $V_{OL}$  = 9.4, 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

Tolerance buffers (including cold sparing)

IO = 1, 1.3, 1.4mA measured at V<sub>OL</sub> = 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

Compliant buffers ( $V_{CC} = 4.5V$ )

IO = 1.1, 1.4, 1.6mA measured at Vota 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

400, 400, 400 mV

# 4. Output buffers: PO\$# where

\$ = [1-12] quantity of output driving capability of p-channels.

#=[1-12] quantity of output driving capability of n-channels.

Standard buffers (including cold sparing)

10 = -1.6, -1.8, -2mA measured at  $V_{OL} = 2$ , 2.4, 2.4V in 2.5, 3, 3.3V range respectively.

Tolerance buffers (including cold sparing)

10 = -1, -1.3, -1.4mA measured at  $V_{OL} = 2, 2.4, 2.4$ V in 2.5, 3, 3.3V range respectively.

Compliant buffers ( $V_{CC} = 4.5V$ )

IO = -1.1, -1.4, -1.6mA measured at  $V_{OL} = 2, 2.4, 2.4$ V in 2.5, 3, 3.3V range respectively.

Guaranteed but not tested.

VA Varianta 14 to 26 and 40 to 52.

6 8. 5V tolerant buffers.

7.8. 5V compliant buffers.

# 2.3.3 <u>High and Low Temperatures Electrical Measurements</u>

Unless otherwise specified the measurements shall be performed at  $T_{amb}$  = +125 (+0 -5)°C and  $T_{amb}$  = -55 (+5 - 0)°C. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.



Characteristics	Symbols		Units		
	Drift	Abso	1		
		Value Δ	Min	Max	1
Supply Current, Stand-by	I <sub>DD\$B</sub>	See	ASIC She	et .	mA
Low Level Input Current	ŧ <sub>IL</sub>	±0.1	-	-1	μΑ
High Level Input Current	I <sub>IH</sub>	±0.1	-	1	μА
Output Leakage Current Third State, Low Level Applied	lozi	±0.1	-	-1	μΑ
Output Leakage Current Third State, High Level Applied	l <sub>ozh</sub>	±0.1	-	1	μΑ
Low Level Output Voltage	Vol	±0.1	-	400	my V
High Level Output Voltage	V <sub>OH</sub>	±0.1	2.4 or 2	-	V

#### NOTES:

#### 2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ± 3°C. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

# 2.6 POWER BURN-IN CONDITIONS

See ASIC Sheet.

### 2.7 OPERATING LIFE CONDITIONS

Unless otherwise specified the conditions shall be as specified for Power Burn-in.

# 2.8 TOTAL DOSE RADIATION TESTING

# 2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified in the ASIC Sheet.

The total dose level applied shall be as specified in the component type variant information herein, in the ASIC Sheet or in the Purchase Order.

#### 2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb}$  = +22  $\pm$  3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

<sup>1.</sup> Unless otherwise specified all inputs and outputs shall be tested for each characteristic.



## ESCC Detail Specification No. 9202/076

PAGE 28

ISSUE 1

The parameters to be measured during and on completion of irradiation testing are specified in the ASIC Sheet.

MARK-UP CONCLUSION
PER Del 321
S. Thank.
91717



Pages 1 to 28

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, GATE ARRAY/EMBEDDED ARRAY

**BASED ON TYPE MH1RT** 

ESCC Detail Specification No. 9202/076

2 Draft # July 2007

Issue / December 2006





ESCC Detail Specification No. 9202/076

PAGE 2

ISSUE 1

#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2006. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.







## **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION			
321	Specification upissued	to incomposate	changes per DCR.	



## TABLE OF CONTENTS

<u>1.</u>	GENERAL	<u>5</u>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.4.3	Manufacturer Specific ASIC Identification	9
1.5	Maximum Ratings	10
1.6	Handling Precautions	10
1.7	Physical Dimensions and Terminal Identification	11
1.7.1	Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads	11
1.7.2	Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads	12
1.7.3	Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads	13
1.7.4	Multilayer Column Grid Array (MCGA-349) - 349 Columns	15
1.7.5	Multilayer Column Grid Array (MCGA-472) - 472 Columns	16
1.8	Functional Diagram	17
1.9	Pin Assignment	17
1.10	Instruction Set and Timing Diagrams	17
1.11	Protection Network	18
<u>2.</u>	REQUIREMENTS	<u>18</u>
2.1	General	18
2.1.1	Deviations from the Generic Specification	18
2.1.1.1	Deviations from Screening Tests	18
2.2	Marking	18
2.3	Electrical Measurements at Room, High and Low Temperatures	19
2.3.1	Room Temperature Electrical Measurements	19
2.3.1.1	Room Temperature Electrical Measurements for Components Specified at Single Supply	
0040	Voltage VDD = 2.5V	19
2.3.1.2	Room Temperature Electrical Measurements for Components Specified at Single Supply	21
2.3.1.3	Voltage VDD = 3V  Room Temperature Electrical Measurements for Components Specified at Single Supply	21
2.3.1.3	Voltage VDD = 3.3V	22
2.3.1.4	Room Temperature Electrical Measurements for Components Specified for Bi-voltage	22.
2.0.1,	Operation at VDD = 2.5V, 3V or 3.3V and VCC = 5V.	24
2.3.2	Notes to Electrical Measurements Tables	25
2.3.3	High and Low Temperatures Electrical Measurements	26
2.4	Parameter Drift Values	26
2.5	Intermediate and End-Point Electrical Measurements	27
2.6	Power Burn-in Conditions	27
2.7	Operating Life Conditions	27
2.8	Total Dose Radiation Testing	27
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	27
2.8.2	Electrical Measurements for Total Dose Radiation Testing	27



#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

#### 1.3 TERMS, DEFINITIONS. ABBREVIATIONS. SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component number shall be constituted as follows:

Example: 920207601RXYZ

- Detail Specification Reference: 9202076
- Component Type Variant Number: 01 (as required)

معلعله.

- Total Dose Radiation Level Letter: R (as required)
- Manufacturer Specific ASIC Identification: XYZ (as applicable) where:

M: Simple letter allocated by the ESCO Executive to the manufacturer and each complete code registered with the ESCO Executive Secretariat.

XYZ: Individual 2 character code allocated by the Manufacturer to a specific ASIC design.

## 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
01	TH1099ER	988000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3



Variant	Based on	Circuit	Supply	Case	Terminal	Weight	Total Dose	Notes
Number	Туре	Function	Voltage		Material and Finish (Note 5)	maxg	Radiation Level Letter (Note 6)	
02	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 3
03	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F196	D2	10	R [100kRAD(Si)]	1, 3
04	TH1099ER	988000 sites	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1, 3
05	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3
06	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 3
07	TH1156ER	1558000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 3
08	TH1156ER	1558000 sites	Single Supply (3V)	MCGA-349	R -	9	R [100kRAD(Si)]	1,3
09	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1,3
10	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1,3
11	TH1242ER	2422000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,3
12	TH1242ER	2422000 sites	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,3
13	TH1332ER	3319000 sites	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,3
14	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
15	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3

## ESCC Detail Specification No. 9202/076

PAGE 7

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
16	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F196	D2	10	R [100kRAD(Si)]	2, 3
17	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
18	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
19	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3
20	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
21	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
22	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 3
23	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 3
24	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
25	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 3
26	TH1332ES	3319000 sites	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 3
27	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
28	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 4
29	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F196	D2	10	R [100kRAD(Si)]	1, 4



Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
30	TH1M099ER	988000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,4
31	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
32	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1, 4
33	TH1M156ER	1558000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1,4
34	TH1M156ER	1558000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1,4
35	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-T352	D2	27	R [100kRAD(Si)]	1, 4
36	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-F256	D2	14	R [100kRAD(Si)]	1,4
37	TH1M242ER	2422000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 4
38	TH1M242ER	2422000 sites composite	Single Supply (3V)	MCGA-349	R	9	R [100kRAD(Si)]	1, 4
39	TH1M332ER	3319000 sites composite	Single Supply (3V)	MCGA-472	R	12	R [100kRAD(Si)]	1, 4
40	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
41	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
42	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F196	D2	10	R [100kRAD(Si)]	2, 4
43	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 4



Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish (Note 5)	Weight max g	Total Dose Radiation Level Letter (Note 6)	Notes
44	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
45	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
46	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4
47	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	Ŕ	9	R [100kRAD(Si)]	2, 4
48	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2	27	R [100kRAD(Si)]	2, 4
49	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2	14	R [100kRAD(Si)]	2, 4
50	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4
51	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-349	R	9	R [100kRAD(Si)]	2, 4
52	TH1M332ES	3319000 sites composite	Bi-voltage Supply (3V/5V)	MCGA-472	R	12	R [100kRAD(Si)]	2, 4

#### NOTES:

- 1. The component is specified for operation at a nominal single supply voltage  $V_{DD} = 2.5V$ , 3V or 3.3V.
- The component is specified for bi-voltage operation at V<sub>DD</sub> = 2.5V, 3V or 3.3V and inputs and/or outputs tolerant or compliant to V<sub>CC</sub> = 5V.
- 3. The ASIC design will be customised at metal levels.
- 4. The ASIC design will be customised at base wafer and metal levels.
- The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.
- The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

## 1.4.3 <u>Manufacturer Specific ASIC Identification</u>

An ASIC Sheet shall be produced by the Manufacturer, after negotiation with the Orderer, that, as a minimum, specifies all the requirements unique to the specific ASIC design that are identified herein as being specified in the ASIC Sheet. The ASIC Sheet shall be held under configuration control by the Manufacturer. For identification and traceability purposes the Manufacturer shall allocate a unique Manufacturer Specific ASIC Identification to the ASIC Sheet and the specific ASIC design as specified in The ESCC Component Number herein.



#### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V <sub>DD</sub> V <sub>CC</sub>	-0.5 to 4 -0.5 to 6	V	Note 1
Input Voltage 2.5V, 3V, 3.3V Range 5V Compliant 5V Tolerant	ViN	-0.5 to V <sub>DD</sub> +0.5 -0.5 to V <sub>CC</sub> +0.5 -0.5V ≤ V <sub>CC</sub> ≤ 6	٧	Note 1, 2
Device Power Dissipation (Continuous)	P <sub>D</sub>	See ASIC Sheet	W	
Supply Current	I <sub>DDop</sub>	See - ASICShe	<b>t</b> mA	
Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
Junction Temperature	Tj	+175	°C	
Thermal Resistance Junction to case  MQFP-F196  MQFP-F256  MQFP-F352  MGCC-7949  MCCC-7972	R <sub>th(j-c)</sub>	See ASICSheet	°C/W	<del>Listes 3</del>
Soldering Temperature	T <sub>sol</sub>	+300	°C	Note 3

## NOTES:

Conclusion

from QCT on this point

- With reference to V<sub>SS</sub> = 0V.
- 2. Applicable to all inputs. Input current limited to  $I_{IC} = \pm 10$ mA.
- Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

## 1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 3 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 4000 Volts.

Input Current IIN ± 60 mA Each Input pin
--



## 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

## 1.7.1 Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads




Symbols	Dimensio	ons mm	Notes
Symbols	Min	Max	Notes
Α	2.13	2.65	
A1	1.83	2.24	-
A2	0.202	0.204	
С	0.102	0.203	1
D/E	46.73	47.94	
D1/E1	34.03	34.54	
e	0.635	BSC	1
f	0.15	0.25	1
L	6.35	6.7	1
N1/N2	49	Each side	

## NOTES:

- Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



## 1.7.2 Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads




Symbols	Dimensi	Dimensions mm		
Symbols	Min	Max	Notes	
Α	2.41	3.18		
A1	2.06	2.56		
A2	0.05	0.36		
С	0.1	0.2	1	
D/E	53.23	55.74		
D1/E1	36.83	37.34		
е	0.508	BSC	1	
f	0.15	0.25	1	
L	8.2	9.2	1	
N1/N2	6	Each side		

## NOTES:

- Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



## 1.7.3 <u>Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads</u>



Symbols	Dimensi	ons mm	Notes
Symbols	Min	Max	Notes
A1	2.35	3.15	
A2	0.05	0.35	
b	0.19	0.25	1
С	0.11	0.2	1
D1/E1	47.52	48.48	
е	0.50	BSC	1
F	4.5	5.5	
G	2.5	2.6	
J	0.75	1.05	



Cymhain	Dimensio	Netos	
Symbols	Min	Max	Notes
К	-	0.5	1
L	74.85	76.4	
L1	74.6	75.4	
m	2.5	2.65	
N1/N2	88	3	Each side


## NOTES:


- 1. Applies to all leads.
- 2. Terminal identification is specified by reference to the index corner as shown.



## 1.7.4 Multilayer Column Grid Array (MCGA-349) - 349 Columns

SOTTOM VIEW TOP VIEW





Symbols	Dimensi	Notes	
Symbols	Min	Max	Notes
Α	4.3	5.9	
A1	1.4	1.85	
A2	2.4	3.45	
b	0.79	0.99	1





Sumbola	Dimensi	Dimensions mm			
Symbols	Min	Max	Notes		
D/E	24.8	25.2			
D1/E1	22.	22.86			
е	1.27	BSC	1		

## NOTES:

- Applies to all columns.
- 2. Terminal identification is specified by reference to the index corner as shown.

## 1.7.5 <u>Multilayer Column Grid Array (MCGA-472) - 472 Columns</u>







Cumbala	Dimensi	Dimensions mm		
Symbols	Min	Max	Notes	
A	4.3	5.9		
A1	1.4	1.85	,	
A2	2.6	3.45		
b	0.79	0.99	1	
D/E	28.77	29.23		
D1/E1	26.	26.67		
е	1.27	1		

#### NOTES:

- Applies to all columns.
- 2. Terminal identification is specified by reference to the index corner as shown.
- 1.8 FUNCTIONAL DIAGRAM

See ASIC Sheet.

NATES!


1.9

1. For all packages the lid is internally connected to the PIN ASSIGNMENT ground terminal as specified in the ASIC Sheet.

1.10 <u>INSTRUCTION SET AND TIMING DIAGRAMS</u> See ASIC Sheet.



#### 1.11 PROTECTION NETWORK



#### 2. <u>REQUIREMENTS</u>

## 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

## 2.1.1 <u>Deviations from the Generic Specification</u>

## 2.1.1.1 Deviations from Screening Tests

High Temperature Reverse Bias Burn-in shall not be performed.

## 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and



as follows.

As a minimum the information to be marked on the component shall be:

- (a) The ESCC qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information.

The complete marking shall be as specified in the ASIC Sheet.

## 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

#### 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

## 2.3.1.1 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{\rm DD}$ = 2.5V

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1 (V <sub>DD</sub> = 2.5 ± 0.2V)	Min	Max	
Functional Test 1	-	3014	See ASIC Sheet V <sub>DD</sub> =2.3V	-	-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>DD</sub> =2.5V	+	-	-
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =2.7V	-	-	-
Supply Current, Stand-by	IDDSB	3005	See ASIC Sheet		mA	
Supply Current, Operating	IDDOP	3005	See ASIC Sheet			mA
Low Level Input Current	ارر	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	l <sub>ILPU</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	70	230	μА
Low Level Input Current, Pull-down Resistor PRD1	I <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	Ац
High Level Input Current	1111	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	-	±5	μΑ



	Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
			Test Method	Note 1 $(V_{DD} = 2.5 \pm 0.2V)$	Min	Max	
ᢇ* ->	High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	70	540	μА
/ W	Output Leakage Current Third State, Low Level Applied	I <sub>OZL</sub>	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =2.7V	ı	-1	μА
	Output Leakage Current Third State, High Level Applied	lozн	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =2.7V	-	. 1	μА
	Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 2.7V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μΑ
	Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 2.7V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	<u>+2</u>	μΑ
	Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DD</sub> =2.3V, I <sub>OL</sub> =800μA PO11 Buffers Note 3	-	0.4 400	mV
	High Level Output Voltage	V <sub>ОН</sub>	3006	V <sub>DD</sub> =2.3V, I <sub>OH</sub> =-600μA PO11 Buffers Note 4	2	-	V
	Output Short Circuit Current, to V <sub>DD</sub>	l <sub>osn</sub>	-	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	15	mA
	Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	8	mΑ
	Input Capacitance	C <sub>IN</sub>	3012	Note 5	-	2.4	pF
	Output Capacitance	C <sub>OUT</sub>	3012	Note 5	<u>.</u>	5.6	pF
	Input/Output Capacitance	CNO	3012	Note 5	-	6.6	pF
_	Timings	•	3003	See ASIC	Sheet		ns
	Low Level hout Voltage	VIL.	-	CMOS Buffers $V_{DD} = 2.3V$	1	690	m√
~* {	High Level Input Voltage	V <sub>IH</sub>	_	CMOS Buffers VDD=2.7V	1.89	<b>-</b>	<b>V</b>
	Positive Trager Threshold Voltage	Y <sub>TP</sub>	-	Note5	1.06	1.61	٧
	Negative Trigger Threshold Voltage	VTN	_	Note5	D-78	1.25	٧
	Hysteresis Voltage	VH	-	Note5	150	-	mΥ






## 2.3.1.2 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{\rm DD}=3V$

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1 (V <sub>DD</sub> = 3 ± 0.3V)	Min	Max	
Functional Test 1	-	3014	See ASIC Sheet V <sub>DD</sub> =2.7V	-	-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>DD</sub> =3V	-	-	
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =3.3V	-	-	-
Supply Current, Stand-by	I <sub>DDSB</sub>	3005	See ASIC	Sheet		mA
Supply Current, Operating	DDOP	3005	See ASIC	Sheet		mA
Low Level Input Current	Ι <sub>Ι</sub> <u>.</u>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	l <sub>iLPU</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	108	330	μА
Low Level Input Current, Pull-down Resistor PRD1	I <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current	l <sub>lH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current, Pull-down Resistor PRD1	f <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	108	825	μА
Output Leakage Current Third State, Low Level Applied	I <sub>OZ</sub> L	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.3V	-	-1	μА
Output Leakage Current Third State, High Level Applied	l <sub>OZH</sub>	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.3V	-	1	μА
Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 3.3V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 3.3V, PO11X Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА








Low Level Input Voltage	VIL	-	CMOS Buffers VDD=2.7V	_	800	mV
High Level Input Voltage	√ı <sub>H</sub>		CMOS Buffers VDD = 3.3V	2		V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	-	Note 5	1.25	1.93	٧
Negative Triager Threshold Voltage	V-7	_	Note5	0.9	1.42	V
Hysteresis Voltage	٧H	_	Note 5	0-31	_	mV



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	mits	Units
		Test Method	Note 1 $(V_{DD} = 3 \pm 0.3V)$	Min	Max	
Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DD</sub> =2.7V, I <sub>OL</sub> =1mA PO11 Buffers Note 3	-	9:4 400	₩V
High Level Output Voltage	V <sub>OH</sub>	3006	V <sub>DD</sub> =2.7V, I <sub>OH</sub> =-800μA PO11 Buffers Note 4	2.4	-	V
Output Short Circuit Current, to V <sub>DD</sub>	losn	-	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	_	21	mA
Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	12	mA
Input Capacitance	CIN	3012	Note 5	-	2.4	pF
Output Capacitance	C <sub>OUT</sub>	3012	Note 5	-	5.6	pF
Input/Output Capacitance	CI/O	3012	Note 5	-	6.6	рF
Timings	-	3003	See ASIC S	Sheet	·	ns

## 2.3.1.3 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD}=3.3V$

Characteristics	Symbols	MIL-STD-883	I I		nits	Units
		Test Method	Note 1 $(V_{DD} = 3.3 \pm 0.3V)$	Min	Max	
Functional Test 1	_	3014	See ASIC Sheet V <sub>DD</sub> =3V	-	-	-
Functional Test 2	_	3014	See ASIC Sheet V <sub>DD</sub> =3.3V	-	-	_
Functional Test 3	-	3014	See ASIC Sheet V <sub>DD</sub> =3.6V	-	-	-
Supply Current, Stand-by	I <sub>DD\$B</sub>	3005	See ASIC Sheet		mA	
Supply Current, Operating	I <sub>DDOP</sub>	3005	See ASIC	Sheet		mA
Low Level Input Current	IIL	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	lileu	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	120	400	μА





Characteristics	Symbols	MIL-STD-883	Test Conditions	•		Units
		Test Method	Note 1 (V <sub>DD</sub> = 3.3 ± 0.3V)	Min	Max	
Low Level Input Current, Pull-down Resistor PRD1	l <sub>iLPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current	I <sub>IH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers	-	1	μА
High Level Input Current, Pull-up Resistor PRU1	1 <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	_	±5	μА
High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2	150	900	μΑ
Output Leakage Current Third State, Low Level Applied	l <sub>OZL</sub>	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	_	-1	μА
Output Leakage Current Third State, High Level Applied	lozh	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	-	1	μА
Input Current, Cold Sparing	lics	-	V <sub>IN</sub> =0V to 3.6V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 3.6V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DD</sub> =3V I <sub>OL</sub> =2mA PO11 Buffers Note 3	34-	9:4 400	mV
High Level Output Voltage	V <sub>OH</sub>	3006	V <sub>DD</sub> =3V I <sub>OL</sub> =-1.8mA PO11 Buffers Note 4	2.4	-	V
Output Short Circuit Current, to V <sub>DD</sub>	<sup>1</sup> osn	*	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	23	mA
Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	13	mA
Input Capacitance	C <sub>IN</sub>	3012	Note 5	-	2.4	pF
Output Capacitance	C <sub>OUT</sub>	3012	Note 5	•	5.6	pF
Input/Output Capacitance	C <sub>I/O</sub>	3012	Note 5	-	6.6	pF

see ->

\* P 2.3.1.3 P23

Low Level Input Voltage	VIL	_	CMOS Buffers VOD=3V	_	80 Q	mV
High Level Input Voltage	√ <sub>iH</sub>	-	CMOS Buffers Vbb=3.6V	2	_	V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	-	Notes	1.4	2.08	٧
Negative Trigger Threshold Voltage	VTN	_	Note5	0.99	1.51	<b>V</b>
Hysteresis Voltage	٧ <sub>H</sub>	_	Note 5	370	_	mV

PAGE 24

ISSUE 1

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1 $(V_{DD} = 3.3 \pm 0.3V)$	Min	Max	
Timings	<u>.</u>	3003	See ASIC Sheet		ns	

## 2.3.1.4 Room Temperature Electrical Measurements for Components Specified for Bi-voltage Operation at $V_{DD}=2.5V$ , 3V or 3.3V and $V_{CC}=5V$ .

Characteristics	Symbols	MIL-STD-883	ł	Limits		Units
		Test Method	Note 1 [V <sub>DD</sub> = 2.5 ± 0.2V, 3 ± 0.3V, 3.3 ± 0.3V (Note 2) V <sub>CC</sub> =5 ± 0.5V (Note 2)	Min 6 7	Max	
Functional Test 1	-	3014	See ASIC Sheet V <sub>CC</sub> =4.5V, V <sub>DD</sub> =3V	-	-	-
Functional Test 2	-	3014	See ASIC Sheet V <sub>CC</sub> =5V, V <sub>DD</sub> =3.3V	-	-	-
Functional Test 3	-	3014	See ASIC Sheet - V <sub>CC</sub> =5.5V, V <sub>DD</sub> =3.6V		-	-
Supply Current, Stand-by	DDSB	3005	See ASIC S	heet	·	mA
Supply Current, Operating	IDDOP	3005	See ASIC Sheet			mA
Low Level Input Current	I <sub>IL</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers	-	-1	μА
Low Level Input Current, Pull-up Resistor PRU1	jiľbú	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	180	690	μА
Low Level Input Current, Pull-down Resistor PRD1	l <sub>ILPD</sub>	3009	V <sub>IN</sub> =V <sub>SS</sub> , CMOS Buffers Note 2	-	±5	μА
High Level Input Current	I <sub>IH</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> 1 CMOS Buffers		1	μА
High Level Input Current, Pull-up Resistor PRU1	I <sub>IHPU</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , CMOS Buffers Note 2		±5	μА
High Level Input Current, Pull-down Resistor PRD1	I <sub>IHPD</sub>	3010	V <sub>IN</sub> =V <sub>DD</sub> , 30 40 CMOS Buffers Note 2		400	μА
Output Leakage Current Third State, Low Level Applied	lozL	3020	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V		-1	μА

see attached P2.3.1.4 (224)

Low Level Input Voltage	VIL	-	PICV, PICV 5 Buffers VDB = VDDmin	_	800	mV
High Level Input Voltage	√ı <sub>H</sub>		PICV, PICV5 Buffers VDD=VDDmex	2	_	V
Positive Trigger Threshold Voltage	V <sub>TP</sub>	_	Note5	1.4	2.08	٧
Negative Trigger Threshold Voltage	YN		Note5	0.99	1.51	V
Hysteresis Voltage	VН	_	Note 5	370	_	m٧



Characteristics	Symbols	MIL-STD-883	· · · · · · · · · · · · · · · · · · ·	Limits		Units
		Test Method	Note 1 [V <sub>DD</sub> = 2.5 ± 0.2V, 3 ± 0.3V, 3.3 ± 0.3V (Note <b>x</b> ) V <sub>CC</sub> =5 ± 0.5V (Note <b>x</b> )	Min -6 -7	Max	
Output Leakage Current Third State, High Level Applied	lozн	3021	V <sub>OUT</sub> =0V, All Buffers V <sub>DD</sub> =3.6V	-	1	μА
Input Current, Cold Sparing	l <sub>ics</sub>	-	V <sub>IN</sub> =0V to 3.6V, PICZ Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	±2	μА
Output Current, Cold Sparing	locs	-	V <sub>OUT</sub> =0V to 3.6V, PO11Z Buffers V <sub>DD</sub> =V <sub>SS</sub> =0V	-	<u>+2</u>	μА
Low Level Output Voltage	V <sub>OL</sub>	3007	V <sub>DĐ</sub> =V <sub>DD</sub> min, V <sub>CC</sub> =4.5V	-	9:4 400	mV wV
High Level Output Voltage	V <sub>OH</sub>	3006	$V_{DD}=V_{DD}$ min(2.5V), $V_{CC}=4.5$ V	2	-	V
			$V_{DD}$ = $V_{DD}$ min(3V, 3.3V), $V_{CC}$ =4.5V	2.4	-	V
Output Short Circuit Current, to V <sub>DD</sub>	losn	-	PO11 output at High Level shorted to V <sub>DD</sub> Note 5	-	28	mA
Output Short Circuit Current, to V <sub>SS</sub>	I <sub>OSP</sub>	-	PO11 output at High Level shorted to V <sub>SS</sub> Note 5	-	17	mA
Input Capacitance	CIN	3012	Note 5	-	2.4	pF
Output Capacitance	C <sub>OUT</sub>	3012	Note 5		5.6	pF
Input/Output Capacitance	C <sub>I/O</sub>	3012	Note 5	-	6.6	рF
Timing	-	3003	See ASIC S	heet		ns

#### 2.3.2 Notes to Electrical Measurements Tables

- Unless otherwise specified: all inputs and outputs shall be tested for each characteristic; Inputs not under test shall be V<sub>IN</sub> = V<sub>SS</sub>, V<sub>CC</sub> or V<sub>DD</sub> and outputs not under test shall be open; V<sub>SS</sub> = 0V.
- Standard pull-ups: PRU# where # = [1-31] index for Ron:

Ron = # x R0 =  $19k\Omega$  typical (12 to  $30k\Omega$ ) in 2.5V range.

Ron = # x R0 =  $15k\Omega$  typical (10 to  $25k\Omega$ ) in 3V range.

Ron = # x R0 =  $14k\Omega$  typical (9 to  $25k\Omega$ ) in 3.3V range.

5V tolerant/compliant pull-ups: PRU# where # = [1-31] index for Ron:

Ron =  $\# \times R0 = 14k\Omega$  typical (8 to  $25k\Omega$ ) in each range.

Standard pull-downs: PRD# where # = [1-31] index for Ron:

Ron = # x R0 =  $11k\Omega$  typical (5 to  $30k\Omega$ ) in 2.5V range.

Ron = # x R0 =  $9k\Omega$  typical (4 to  $25k\Omega$ ) in 3V range.



Ron = # x R0 =  $8k\Omega$  typical (4 to  $20k\Omega$ ) in 3.3V range.

5V tolerant/compliant pull-downs: PRD# where # = [1-31] index for Ron:

Ron = # x R0 =  $36k\Omega$  typical (17 to  $80k\Omega$ ) in 2.5V range.

Ron =  $\# \times R0 = 23k\Omega$  typical (11 to  $55k\Omega$ ) in 3V range.

Ron =  $\# \times R0 = 19k\Omega$  typical (9 to  $45k\Omega$ ) in 3.3V range.

#### 3. Output buffers: PO\$# where

\$ = [1-12] quantity of output driving capability of p-channels.

#=[1-12] quantity of output driving capability of n-channels.

Standard buffers (including cold sparing)

IO = 1.6, 1.8, 2mA measured at  $V_{OL}$  = 9.4, 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

Tolerance buffers (including cold sparing)

IO = 1, 1.3, 1.4mA measured at V<sub>OL</sub> = 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

Compliant buffers ( $V_{CC} = 4.5V$ )

IO = 1.1, 1.4, 1.6mA measured at Vota 0.4, 0.4V in 2.5, 3, 3.3V range respectively.

400, 400, 400mV

## 4. Output buffers: PO\$# where

\$ = [1-12] quantity of output driving capability of p-channels.

#=[1-12] quantity of output driving capability of n-channels.

Standard buffers (including cold sparing)

10 = -1.6, -1.8, -2mA measured at  $V_{OL} = 2$ , 2.4, 2.4V in 2.5, 3, 3.3V range respectively.

Tolerance buffers (including cold sparing)

10 = -1, -1.3, -1.4mA measured at  $V_{OL} = 2, 2.4, 2.4$ V in 2.5, 3, 3.3V range respectively.

Compliant buffers ( $V_{CC} = 4.5V$ )

IO = -1.1, -1.4, -1.6mA measured at  $V_{OL} = 2, 2.4, 2.4$ V in 2.5, 3, 3.3V range respectively.

Guaranteed but not tested.

VA Varianta 14 to 26 and 40 to 52.

6 8. 5V tolerant buffers.

7.8. 5V compliant buffers.

#### 2.3.3 <u>High and Low Temperatures Electrical Measurements</u>

Unless otherwise specified the measurements shall be performed at  $T_{amb}$  = +125 (+0 -5)°C and  $T_{amb}$  = -55 (+5 - 0)°C. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.



Characteristics	Symbols	Limits			Units	
		Drift	Absolute			
		Value Δ	Min	Max	1	
Supply Current, Stand-by	I <sub>DD\$B</sub>	See ASIC Sheet		mA		
Low Level Input Current	ŧ <sub>IL</sub>	±0.1	-	-1	μΑ	
High Level Input Current	I <sub>IH</sub>	±0.1	-	1	μА	
Output Leakage Current Third State, Low Level Applied	lozi	±0.1	-	-1	μΑ	
Output Leakage Current Third State, High Level Applied	l <sub>ozh</sub>	±0.1	-	1	μΑ	
Low Level Output Voltage	Vol	±0.1	-	400	my V	
High Level Output Voltage	V <sub>OH</sub>	±0.1	2.4 or 2	-	V	

#### NOTES:

#### 2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ± 3°C. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

## 2.6 POWER BURN-IN CONDITIONS

See ASIC Sheet.

#### 2.7 OPERATING LIFE CONDITIONS

Unless otherwise specified the conditions shall be as specified for Power Burn-in.

## 2.8 TOTAL DOSE RADIATION TESTING

## 2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified in the ASIC Sheet.

The total dose level applied shall be as specified in the component type variant information herein, in the ASIC Sheet or in the Purchase Order.

#### 2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb}$  = +22  $\pm$  3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

<sup>1.</sup> Unless otherwise specified all inputs and outputs shall be tested for each characteristic.



## ESCC Detail Specification No. 9202/076

PAGE 28

ISSUE 1

The parameters to be measured during and on completion of irradiation testing are specified in the ASIC Sheet.