

DOCUMENT CHANGE REQUEST

489 DCR number Changes required for: General Originator: S Jeffery - ESCC Date: 2009/04/14 Organisation: ESA/ESTEC Date sent: 2009/04/14 Status: IMPLEMENTED Title: Transistors Low Power NPN, based on type 2N3700 Number: 5201/004 Issue: 3 Other documents affected: Page: See attachment Paragraph: See attachment Original wording: Proposed wording: Various editorial and technical changes as detailed in the attachment, which are required to make this detail spec clear, complete and consistent with the standard format and content of specifications for similar Part Types. Note that this DCR replaces the withdrawn DCR 459. Justification: Improve the appearance, content and clarity of the spec. Attachments: 5201004_Issue_4_-_Draft_B.pdf, null Modifications: N/A Approval signature: surtes Date signed: 2009-04-14




Pages 1 to 14

TRANSISTORS, LOW POWER, NPN

BASED ON TYPE 2N3700

ESCC Detail Specification No. 5201/004







as applicable

PAGE 2
ISSUE \$ 4- Draft B

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2008. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 3
ISSUE & 4- braft A

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

$\overline{\ }$		CHANGE DESCRIPTION	DCR No.
DCR¥.	d technical changes per D	Specification up issued to incorporate ec	423/447
		\	tbd



PAGE 6 ISSUE 34-Draft B

, and any handling,

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Collector-Base Voltage	V _{CBO}	140	V	Over entire
Collector-Emitter Voltage	V _{CEO}	80	V	operating temperature
Emitter-Base Voltage	V _{EBO}	7	V	range
Collector Current	Ic	1	Α	Continuous
Power Dissipation For TO-18 and CCP	P _{tot1}	0.5	w	At T _{amb} ≤ +25°C
BOLOGEPU J	P _{ot2}	J 0.76 (Note 3)	JWC	SIL
For TO-18	P _{tot} *2	1.8	W	At T _{case} ≤ +25°C
Operating Temperature Range	T _{op}	-65 to +200	°C	Note 22
Storage Temperature Range	T _{stg}	-65 (0 + 1 200)	°C	Note 🗶 🙎
Soldering Temperature For TO-18 For CCP	T _{sol}	+260 +245	°C	Note ¥3 Note ₹4

500 attached

NOTES:

Eor T_{amb}or T_{case} > +25°C, derate linearly to 0W at +200°C.

When mounted on a 15 x 15 x 0.6mm ceramic substrate-For Variants with tin-lead plating or hot solder dip lead finish all testing performed at T_{amb} > +125°C

shall be carried out in a 100% inert atmosphere.

Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have


elapsed.

1. Thermal Resistance, Junction-to-Gase only applies to TO-18 packaged

Variants.

PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION 1.6

1.6.1 Metal Can Package (TO-18) - 3 lead



Thermal Resistance,				
Junction-to-Ambient	$R_{th(j-a)}$	350	°C/W	
Thermal Resistance,				
Junction-to-Case	$R_{th(j-c)}$	97.2	°C/W	Note 1


Symbols	Dimension	ons mm	
Symbols	Min	Max	Notes
A	4.32	5.33	
Øb	0.406	0.533	2, 3
Øb2	0.406	0.483	2, 3
ØD	5.31	5.84	
ØD1	4.52	4.95	
е	2.54 BSC		4
e1	1.27 [BSC	4
F	-	0.762	
j	0.914	1.17	
k	0.711	1.22	5
L	12.7	-	2
L1	-	1.27	3
L2	6.35	-	3
а	45° E	BSC	1, 4, 6

Note addition of horizontal lines

NOTES:

- 1. Terminal identification is specified by reference to the tab position where lead 1 = emitter, lead 2 = base, lead 3 = collector.
- 2. Applies to all leads.
- 3. Øb2 applies between L1 and L2. Øb applies between L2 and 12.7mm from the seating plane. Diameter is uncontrolled within L1 and beyond 12.7mm from the seating plane.
- 4. Leads having maximum diameter 0.483mm measured in the gauging plane 1.37(+0.025,-0)mm below the seating plane of the device shall be within 0.178mm of their true position relative to a maximum-width-tab.
- 5. Measured from the maximum diameter of the actual device.
- 6. Tab centreline.

1.6.2 <u>Chip Carrier Package (CCP) - 3 terminal</u>




	Symbols	Dimensions mm		Notes
	Cymbols	Min	Max	Notes
r	Α	1.15	1.5	
	С	0.45	0.56	2
	D	0.6	0.91	2
	E	0.91	1.12	
	F	1.9	2.15	
	G	2.9	3.25	
	l l	2.4	2.85	
	L	0.4	0.6	2
	M	2.4	2.65	
	N	1.8	2	
`	r	0.3 TYI	PICAL	1

Note addition of horizontal lines

NOTES:

- 1. Terminal identification is specified by reference to the corner notch position where terminal 1 = emitter, terminal 2 = base, terminal 3 = collector.
- 2. Applies to all terminals.

1.6.3 Chip Carrier Package (CCP) - 4 terminal



Note
addition of
horizontal
lines

	Symbols	Dimensio	Dimensions mm		
	Symbols	Min	Max	Notes	
	Α	1.15	1.5		
	С	0.45	0.56	2	
	D	0.6	0.91	2	
	E	0.91	1.12		
	F	1.9	2.15		
	G	2.9	3.25		
	I	2.4	2.85		
•	L	0.4	0.6	2	



PAGE 9
ISSUE & 4 - Draft B


Note addition of horizontal lines

	Symbols	Dimensi	ons mm	Notes
	Cymbols	Min	Max	ivoles
ſ	M	2.4	2.65	
	N	1.8	2	
	r1	0.3 TYI	PICAL	1
L	r2	0.56 TY	1	

NOTES:

- 1. Terminal identification is specified by reference to the corner notch position where terminal 1 = emitter, terminal 2 = base, terminal 3 = collector, terminal 4 = shielding connected to the lid.
- 2. Applies to terminals 1, 2, 3.

1.7 FUNCTIONAL DIAGRAM



NOTES:

- 1. For TO-18, the collector is internally connected to the case.
- 2. For 3 terminal CCP (Variants 04, 05) the lid is not connected to any terminal.
- 3. For 4 terminal CCP (Variants 06, 07) the shielding terminal is connected to the lid.

1.8 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

a) Case

For the metal can package the case shall be hermetically sealed and have a metal body with hard glass seals.

For the chip carrier package the case shall be hermetically sealed and have a ceramic body with a Kovar lid.

b) Leads/Terminals

As specified in Component Type Variants.

2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification,



PAGE 13

using the specified Rth(j-a).

ISSUE 3 4-Draft B

Characteristics	Symbols	Limits		Units	
		Min	Max		
Collector-Base Cut-off Current	I _{CBO}	_	10	nA	
Collector-Emitter Saturation Voltage 1	V _{CE(sat)1}	-	200	mV	
Forward-Current Transfer Ratio 2	h _{FE2}	100	300	-	

2.7 **POWER BURN-IN CONDITIONS**

Characteristics	Symbols	Conditions	Units
Ambient Temperature	T _{amb}	+20 to +50	°C
Power Dissipation	P _{tot}	As per Maximum Ratings.	W
Collector-Base Voltage	V _{CB}	4 50	٧

2.8 **OPERATING LIFE CONDITIONS**

The conditions shall be as specified for Power Burn-in.

Derate Ptot1

PAGE 14
ISSUE 3, 4 - Draft B



APPENDIX 'A'



AGREED DEVIATIONS FOR STMICROELECTRONICS (F

ITEMO AFFECTED	DESCRIPTION OF DELIVERIONS
ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Production Control- Chart F2	Special In-process Control Internal Visual Inspection. For CCP packages the criteria specified for voids in the fillet and minimum die mounting material around the visible die perimeter for die mounting defects may be omitted providing that a radiographic inspection to verify the die-attach process is performed on a sample basis in accordance with STMicroelectronics procedure 0076637.
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Room Temperature Electrical Measurement Note 2) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from High and Low Temperatures Electrical Measurements	All characteristics specified may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes characteristic measurements at high and low temperatures per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Screening Tests - Chart F3	Solderability is not applicable unless specifically stipulated in the Purchase Order.