

DOCUMENT CHANGE REQUEST

491 DCR number Changes required for: General Originator: S Jeffery - ESCC Date: 2009/04/14 Organisation: ESA/ESTEC Date sent: 2009/04/14 Status: IMPLEMENTED Title: Transistors Low Power PNP, based on type 2N2907A Number: 5202/001 Issue: Other documents affected: Page: See attachment Paragraph: See attachment Original wording: Proposed wording: Various editorial and technical changes as detailed in the attachment, which are required to make this detail spec clear, complete and consistent with the standard format and content of specifications for similar Part Types. Note that this DCR replaces the withdrawn DCR 460. Justification: Improve the appearance, content and clarity of the spec. Attachments: 5202001_Issue_5_-_Draft_B.pdf, null Modifications: N/A Approval signature: surtes Date signed: 2009-04-14




Pages 1 to 16

TRANSISTORS, LOW POWER, PNP

BASED ON TYPE 2N2907A

ESCC Detail Specification No. 5202/001







as applicable

PAGE 2
ISSUE & 5 - Draft B

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2008. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 3

ISSUE 45 - Draft B

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCF	R No.	CHANGE DESCRIPTION
423	, 44 8	Specification up issued to incorporate editorial and technical changes per DCR.

tbd



PAGE 6
ISSUE \$ 5 - Draft A

1.5 <u>MAXIMUM RATINGS</u>

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Collector-Base Voltage	V _{CBO}	-60	V	Over entire
Collector-Emitter Voltage	V _{CEO}	-60	V	operating temperature
Emitter-Base Voltage	V _{EBO}	-5	٧	range
Collector Current For TO-18 For CCP	I _C	-600 -500	mA	Continuous
Power Dissipation For TO-18 and CCP	P _{tot1}	0.4		At T _{amb} ≤ +25°C
ROPORT	J Pto12	0.73 (Notel2)	LW	m
For TO-18	Ptota 2	1.8	W	At T _{case} ≤ +25°C) Woten
Operating Temperature Range	T _{op}	-65 to +200	°C	Note 🕱 2
Storage Temperature Range	T _{stg}	-65 to +200	°C	Note & 2
Soldering Temperature For TO-18 For CCP	T _{sol}	+260 +245	°C	Note & 3 Note 5, 4

For

see altached

NOTES:

Eor T_{amb} or T_{case} > +25°C, derate linearly to 0W at +200°C.

2. When mounted on a 15 x 15 x 0.6mm ceramic substrate:

7. See For Variants with tin-lead plating or hot solder dip lead finish all testing performed at T_{amb} > +125°C shall be carried out in a 100% inert atmosphere.

3. La Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

Uration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

[1. Thermal Resistance, Junction-to-Case only applies to To-18 packaged Variants.

Thermal Resistance,				
Junction-to-Ambient	$R_{th(j-a)}$	437.5	°C/W	
Thermal Resistance,				
Junction-to-Case	$R_{th(j-c)}$	97.2	°C/W	Note 1



PAGE 15

ISSUE \$ 5 - Draft B

Characteristics	Symbols	Limits		Units	
		Min	Max		
Collector-Base Cut-off Current	I _{CBO}	-	-10	nA	
Forward-Current Transfer Ratio 3	h _{FE3}	100	300	-	
Collector-Emitter Saturation Voltage	V _{CE(sat)}	-	-400	mV	

2.7 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Collector-Base Voltage	V _{CB}	-50	V
Duration	t	48 minimum	Hours

2.8 <u>POWER BURN-IN CONDITIONS</u>

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+20 to +50	°C
Power Dissipation	P _{tot}	As per Maximum Ratings, Rounderated at the chosen Tamb Msing the	W
Collector-Base Voltage	V _{CB}	40	V

Derate Ptot1

2.9 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

Specified Rth(j-a).



PAGE 16
ISSUE 4 5 - Draft B

 $\overline{(P)}$

APPENDIX 'A'

(5 -)

AGREED DEVIATIONS FOR STMIOROELECTRONICS (F

		/		
ITEMS AFFECTED		DESCRIPTION OF DEVIATIONS		
Deviations from Production Control- Chart F2	Special In-process Control Internal Visual Inspection. For CCP packages the criteria specified for voids in the fillet and minimum die mounting material around the visible die perimeter for die mounting defects may be omitted providing that a radiographic inspection to verify the die-attach process is performed on a sample basis in accordance with STMicroelectronics procedure 0076637.			
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Room Temperature Electrical Measurement Note 2) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.			
Deviations from High and Low Temperatures Electrical Measurements All characteristics specified may be considered guaranteed but no if successful pilot lot testing has been performed on the wafer lot includes characteristic measurements at high and low temperatures the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.		ful pilot lot testing has been performed on the wafer lot which haracteristic measurements at high and low temperatures per Specification. A summary of the pilot lot testing shall be		
Deviations from Screening Tests - Chart F3	Solderability is not applicable unless specifically stipulated in the Purchase Order.			