



## DOCUMENT CHANGE REQUEST

DCR number 492 Changes required for: General

Date: 2009/04/14

Date sent: 2009/04/14

Originator: S Jeffery - ESCC

Organisation: ESA/ESTEC

Status: IMPLEMENTED

Title: Transistors Low Power PNP, based on type 2N5401

Number: 5202/014

Issue: 3

Other documents affected:

Page:

See attachment

Paragraph:

See attachment

Original wording:

Proposed wording:

Various editorial and technical changes as detailed in the attachment, which are required to make this detail spec clear, complete and consistent with the standard format and content of specifications for similar Part Types. Note that this DCR replaces the withdrawn DCR 461.

Justification:

Improve the appearance, content and clarity of the spec.

Attachments:

5202014\_Issue\_4\_-\_Draft\_B.pdf, null

Modifications:

N/A

Approval signature:

Date signed:

2009-04-14




Pages 1 to 15

## TRANSISTORS, LOW POWER, PNP

BASED ON TYPE 2N5401

ESCC Detail Specification No. 5202/014



Document Custodian: European Space Agency - see <https://escies.org>



as applicable

**LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2008. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



**DOCUMENTATION CHANGE NOTICE**

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
414 <del>423, 447</del>	Specification up issued to incorporate editorial and technical changes per DCR.

tlod

### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Collector-Base Voltage	$V_{CBO}$	-160	V	Over entire operating temperature range
Collector-Emitter Voltage	$V_{CEO}$	-150	V	
Emitter-Base Voltage	$V_{EBO}$	-5	V	
Collector Current For TO-18 For CCP	$I_C$	-600 -500	mA	Continuous
Power Dissipation For TO-18 and CCP <del>For CCP</del>	$P_{tot1}$	0.36	W	At $T_{amb} \leq +25^\circ\text{C}$ <del>Note 1</del>
<del>For CCP</del>	$P_{tot2}$	0.58 (Note 2)	W	<del>Note 1</del>
For TO-18	$P_{tot2}$	1.2	W	At $T_{case} \leq +25^\circ\text{C}$ <del>Note 1</del>
Operating Temperature Range	$T_{op}$	-65 to +200	$^\circ\text{C}$	Note 2
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$	Note 2
Soldering Temperature For TO-18 For CCP	$T_{sol}$	+260 +245	$^\circ\text{C}$	Note 3 Note 4

#### NOTES:

1. For  $T_{amb}$  or  $T_{case} > +25^\circ\text{C}$ , derate linearly to 0W at  $+200^\circ\text{C}$ .

2. When mounted on an 8 x 10 x 0.6mm ceramic substrate.

2.3 For Variants with tin-lead plating or hot solder dip lead finish all testing performed at  $T_{amb} > +125^\circ\text{C}$  shall be carried out in a 100% inert atmosphere.

3.4 Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

4.5 Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1. Thermal Resistance, Junction-to-Case only applies to TO-18 packaged Variants.

, and any handling,

make  
•  
bigger

See  
attached

Thermal Resistance, Junction-to-Ambient	$R_{th(j-a)}$	486	°C/W	
Thermal Resistance, Junction-to-Case	$R_{th(j-c)}$	145.8	°C/W	Note 1

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits		Units
		Min	Max	
Collector-Base Cut-off Current	$I_{CBO}$	-	-50	nA
Collector-Emitter Saturation Voltage 2	$V_{CE(sat)2}$	-	-500	mV
Forward-Current Transfer Ratio 2	$h_{FE2}$	60	240	-

## 2.7 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+150 (+0 -5)	°C
Collector-Base Voltage	$V_{CB}$	-128	V
Duration	t	48 minimum	Hours

## 2.8 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+25 to +50	°C
Power Dissipation	$P_{tot}$	As per Maximum Ratings. derated at the chosen $T_{amb}$ using the	W
Collector-Base Voltage	$V_{CB}$	90	V

## 2.9 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

Derate

specified  $R_{th(j-a)}$ .

P
**APPENDIX 'A'**
S -

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Production Control-Chart F2	<p>Special In-process Control Internal Visual Inspection.</p> <p>For CCP packages the criteria specified for voids in the fillet and minimum die mounting material around the visible die perimeter for die mounting defects may be omitted providing that a radiographic inspection to verify the die-attach process is performed on a sample basis in accordance with STMicroelectronics procedure 0076637.</p>
Deviations from Room Temperature Electrical Measurements	<p>All AC characteristics (Room Temperature Electrical Measurement Note 2) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.</p> <p>A summary of the pilot lot testing shall be provided if required by the Purchase Order.</p>
Deviations from High and Low Temperatures Electrical Measurements	<p>All characteristics specified may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes characteristic measurements at high and low temperatures per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.</p>
Deviations from Screening Tests - Chart F3	<p>Solderability is not applicable unless specifically stipulated in the Purchase Order.</p>