

Pages 1 to 24

TRANSISTORS, MICROWAVE, METAL SEMICONDUCTOR FIELD EFFECT, X-BAND, POWER, GALLIUM ARSENIDE BASED ON TYPES CLX27 AND CLX30 ESCC Detail Specification No. 5614/007

ISSUE 2 July 2003





PAGE

ISSUE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2003. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAĢE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
60	Specification upissued to incorporate editorial changes per DCR.
	·
	ı.
	t e de la companya de
i	
	:
	·



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Functional Diagram	5
1.7	Handling Precautions	5
2.	APPLICABLE DCCUMENTS	5
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	9
4.	REQUIREMENTS	10
4.1	General	10
4.2	Deviations from Generic Specification	10
4.2.1	Deviations from Production Control	10
4.2.2	Deviations from Final Production Tests	10
4.2.3	Deviations from Burn-in and Electrical Measurements	10
4.2.4	Deviations from Qualification Tests	10
4.2.5	Deviations from Lot Acceptance Tests	11
4.3	Mechanical Requirements	11
4.3.1	Dimension Check	11
4.3.2	Weight	11
4.3.3	Terminal Strength	11
4.3.4	Bond Strength	11
4.3.5	Die Shear	11
4.4	Materials and Finishes	12
4.4.1	Case	12
4.4.2	Lead Material and Finish	12
4.5	Marking	12
4.5.1	General	12
4.5.2	Terminal Identification	12
4.5.3	The ESCC Component Number	12
4.5.4	Traceability Information	12
4.6	Electrical Measurements	13
4.6.1	Electrical Measurements at Room Temperature	13
4.6.2	Electrical Measurements at High and Low Temperatures	13
4.6.3	Circuits for Electrical Measurements	13
4.7	Burn-in Tests	13
4.7.1	Parameter Drift Values	13
4.7.2	Conditions for High Temperature Reverse Bias Burn-in	13
4.7.3	Conditions for Power Burn-in	13
4.7.4	Electrical Circuit for High Temperature Reverse Bias Burn-in	13
4.7.5	Electrical Circuit for Power Burn-in	13
4.8 4.0.1	Environmental and Endurance Tests	22
4.8.1 4.8.2	Electrical Measurements on Completion of Environmental Tests	22
4.8.3	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	22
4.8.4	Conditions for Operating Life Test	22
4.0.4 4.9	Electrical Circuit for Operating Life Test Total Dose Irradiation Testing	22
4.10	Special Testing	22
 . 10	Openia resulty	22



PAGE 4 ISSUE 2

TABLE	• • • • • • • • • • • • • • • • • • •	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - DC Parameters	14
•	Electrical Measurements at Room Temperature - AC Parameters	15
3	Electrical Measurements at High Temperature	16
4 5(a)	Parameter Drift Values	18
5(a)	Conditions for High Temperature Reverse Bias Burn-in	19
5(b)	Conditions for Burn-in and Operating Life Tests	19
6 7	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing Electrical Measurements During and on Completion of Irradiation Testing	23 23
FIGURI	<u>≣S</u>	
1	Parameter Derating Information	7
2	Physical Dimensions	8
3	Functional Diagram	8
4	Circuits for Electrical Measurements	17
5	Electrical Circuit for Burn-in	20
6	Bias Conditions for Irradiation Testing	23
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for INFINEON TECHNOLOGIES (D)	24



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Transistor, Microwave, Metal Semiconductor Field Effect (MESFET), X Band, Power, Gallium Arsenide, based on Types CLX27 and CLX30. It shall be read in conjunction with ESCC Generic Specification No. 5010, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type components specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the components specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The derating information applicable to the components specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the components specified herein are shown in Figure 2.

1.6 FUNCTIONAL DIAGRAM

The functional diagram, showing lead identification of the components specified herein, is shown in Figure 3.

1.7 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore suitable precautions shall be employed for protection during all phases of manufacture, test, packaging, shipping and handling.

These components are catagorised as follows:-

- (a) Variants 01 to 03 (CLX30) Class 2 with a Minimum Critical Path Failure Voltage of 1500V.
- (b) Variants 04 to 06 (CLX27) Class 1 with a Minimum Critical Path Failure Voltage of 750V.

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5010 for Discrete Microwave Semiconductor Components.
- (b) MIL-STD-750, Test Methods for Semiconductor Devices.



PAGE 6
ISSUE 2

TABLE 1(a) - TYPE VARIANTS

(1) VARIANT	(2) BASED ON TYPE	(3) CASE	(4) FIGURE	(5) MINIMUM OUTPUT POWER @ 2.3GHz (dBm)	(6) LEAD MATERIAL AND FĪNISH
01	CLX30-10	MWP25	2	30.5	D2
02	CLX30-05	MWP25	2	30.0	D2
03	CLX30-00	MWP25	2	29.0	D2
04	CLX27-10	MWP25	2	27.5	D2
05	CLX:27-05	MWP25	2	27.0	D2
06	CLX::7-00	MWP25	2	26.0	D2

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Drain-Source Voltage	V_{DS}	11	V	
2	Drain-Gate Voltage	V_{DG}	13	V	
3	Gate-Source Voltage	V_{GS}	-6.0	V	
4	Drain Current Variants 01 to 03 Variants 04 to 06	l _D	0.84 at V _{DS} ≤ 7.3V 0.42 at V _{DS} ≤ 8.0V	А	
5	Gate Current Variants 01 to 03 Variants 04 to 06	l _G	10 5	mA	
6	Operational Gate Current Variants 01 to 03 Variants 04 to 06	l _{GO}	-2.5 to +10 -1.25 to +5	mA	
7	Compression Level Variants 01 to 03 Variants 04 to 06	P _c	1.5 at $V_{DS} \le 8V$, $0.16A < I_D < 0.32A$ 2.5 at $V_{DS} \le 7V$, $0.16A < I_D < 0.32A$ 3.5 at $V_{DS} \le 6V$, $0.16A < I_D < 0.32A$ 1.5 at $V_{DS} \le 8V$, $0.08A < I_D < 0.16A$ 2.5 at $V_{DS} \le 7V$, $0.08A < I_D < 0.16A$	dB	Note 1
8	Power Dissipation Variants 01 to 03 Variants 04 to 06	P _{tot}	3.5 at $V_{DS} \le 6V$, $0.08A < I_D < 0.16A$ 6.14 3.38	W	Note 2
9	Channel Temperature Range	T _{ch}	- 65 to + 175	°C	
10	Storage Temperature Range	T _{stg}	-65 to +175	°C	
11	Soldering Temperature	T _{sol}	+ 230	°C	Note 3

NOTES: See Page 7.




PAGE 7

ISSUE 2

NOTES

- 1. Under continuous wave.
- 2. At T_{case} = +40°C. For clerating at T_{case} > +40°C, see Figure 1.
- 3. Duration 15 seconds maximum for the leads, 5 seconds maximum for the body at a distance of not less than 0.5mm from the device body and the same termination shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION



Power Dissipation versus Temperature

NOTES


1. Thermal Resistance (R_{TH(ch-c)})
Variants 01 to 03 22 °C/W.
Variants 04 to 06 40 °C/W.



PAGE


ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIM	NOTES	
STWIBOL	MIN.	MAX.	NOTES
Α	8.30	8.70	
B1	2.30	2.70	
ď	0.08	0.16	
d1	0.50	0.70	
d2	2.30	2.70	
D	0.50	0.70	
E	1.70	2.20	
E1	0.70	0.90	
, ØF	1.50	1.70	
G	6.00	6.20	
L	2.70	3.70	

FIGURE 3 - FUNCTIONAL DIAGRAM



- 1. Gate
- 2. Source
- 3. Drain



ESCC Detail Specification

No. 5614/007

PAGE

ISSUE 2

9

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:-

D = Drain. G = Gate.

 G_{lp} = Linear (small signal) Gain for Power Matching Condition. G_p = Power (large signal) Gain for Power Matching Condition.

g_m = Transconductance. I_D = Drain Current.

ì

I_{Do} = DC Drain Current under RF (Drain Operational Mean Currrent under RF

Excitation).

I_{Dpl, h, v} = Drain Leakage Current at Pinch-off (I: at low voltages, h: at high voltages, v: at

e) cessive high voltages).

 I_{DSS} = Drain Saturation Current for Shorted Gate ($V_{GS} = 0$).

IG = Gate Current.

I_{GO} = Gate DC Current under RF (Gate Operational Mean Current under RF Excitation).

I_{Gpl, h} = Gate Leakage Current at Pinch-off (I: at low voltages, h: at high voltages).

PAE = Power Added Efficiency (= $[(P_{out}-P_{in})/P_{DC}]x100\%$).

P_c = Power Gain Compression Level.

P_{DC} = Dissipated DC Power. P_{in} = RF Input Power. P_{out} = RF Output Power.

 P_{tot} = Power Dissipation (= $P_{DC} + P_{in} - P_{out}$).

PTC = Positive Temperature Coefficient Thermistor.

R_D = External Drain Resistance. R_G = External Gate Resistance. R_S = External Source Resistance.

R_{TH(Ch-c)} = Thermal Resistance, Channel to Case. R_{TH(C-HS)} = Thermal Resistance, Case to Heatsink. R_{TH(HS-A)} = Thermal Resistance, Heatsink to Ambient.

S = Source.

V_{DD} = Output Voltage from Drain Power Supply.

V_{DG} = Drain-Gate Voltage. V_{DS} = Drain-Source Voltage.

V_{GG} = Output Voltage from Gate Power Supply.

V_{GS} = Gate-Source Voltage.

V_{GSth} = Gate-Source Threshold Voltage (Turn-on Voltage). V_{SS} = Output Voltage from Source Power Supply (Ground).



PAGE 10

ISSUE 2

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the components specified herein shall be as stated in this specification and ESCC Generic Specification No. 5010 for Discrete Microwave Semiconductor Components. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Production Control

None.

4.2.2 Deviations from Final Production Tests (Chart II(b))

- (a) Para. 9.5, Thermal Shock: May also be performed in accordance with MIL-STD-883, Test Method 1010, Test Condition C.
- (b) Para. 9.7, Particle Impact Noise Detection (PIND) Test: May be performed at any point after the position indicated in Chart II(b), but before a final seal test, gross leak and fine leak.

4.2.3 <u>Deviations from Burn-in and Electrical Measurements (Chart III(b))</u>

- (a) Para. 9.9.2, Table 3 measurements: May be performed at any stage after power burn-in and shall be performed on the complete lot.
- (b) Para. 9.9.3, Table 2 measurements: May be performed at any stage after power burn-in.

4.2.4 Deviations from Qualification Tests (Chart IV)

- (a) Paras. 9.8.1 and 9.8.2, Seal Test: The tests following Para. 9.15, Constant Acceleration shall not be performed.
- (b) Para. 9.13, Shock Test: Shall not be performed.
- (c) Para. 9.14, Vibration Test: Shall not be performed.
- (d) Para. 9.15, Constant Acceleration: Shall not be performed.
- (e) Para. 9.23, Special Testing: Shall not be performed.
- (f) Assembly/Capability tests (Subgroup II): In addition to the permitted electrical rejects, components rejected from radiographic inspection, seal test or external visual inspection may also be used for these tests, if they are considered capable of passing the Assembly/Capability test sequence.



PAGE 11

ISSUE 2

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

- (a) Paras. 9.8.1 and 9.8.2, Seal Test: The tests following Para. 9.15, Constant Acceleration shall not be performed.
- (b) Para. 9.13, Shock Test: Shall not be performed.
- (c) Para. 9.14, Vibration Test: Shall not be performed.
- (d) Para. 9.15, Constant Acceleration: Shall not be performed.
- (e) Para. 9.23, Special Testing: Shall not be performed.
- (f) Assembly/Capability tests (Subgroup II): In addition to the permitted electrical rejects, components rejected from radiographic inspection, seal test or external visual inspection may also be used for these tests, if they are considered capable of passing the Assembly/Capability test sequence.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the components specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the components specified herein shall be 0.2 grammes.

4.3.3 <u>Terminal Strength</u>

The requirements for terminal strength testing are specified in Section 9 of ESCC Generic Specification No. 5010. The test conditions shall be as follows:-

- (a) Condition: 'A' (Tension).
- (b) Force: 2.2N.
- (c) Duration: 5 seconds.

4.3.4 Bond Strength

The requirements for bond strength are specified in Section 9 of ESCC Generic Specification No. 5010. The test conditions shall be as follows:-

- (a) Condition: 'A'.
- (b) Bond Strength: 0.03N force minimum at pre-seal tests, 0.025N force minimum at post-seal tests.

4.3.5 Die Shear

The requirements for die shear are specified in Section 9 of ESCC Generic Specification No. 5010. The test conditions shall be alternatively as follows:-

- (a) Minimum acceptable die shear strengths: Variants 01 to 03: 3.2N; Variants 04 to 06: 1.6N.
- (b) In those cases where the clearances in the package do not allow application of the die shear force with a suitable tool, the chip shall be pushed away with a suitable tool and the die attach area inspected afterwards.

Sufficient die attach quality is achieved if objective evidence for sufficient mechanical and thermal contact is found, i.e. more than 50% semiconductor material remains.



PAGE 12

ISSUE 2

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the components specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a ceramic body on an Au over Ni plated Cu-flange.

4.4.2 <u>Lead Material and Finish</u>

The lead material shall be Type 'D' with Type '2' finish in accordance with the requirements of ESCC Basic Specification No. 23500.

4.5 MARKING

4.5.1 General

The marking of components delivered to this specification shall be in accordance with the requirements of E:SCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking as specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence, shall be as follows:-

- (a) Terminal Identification.
- (b) The ESCC Component Number.
- (c) Traceability Information.

The primary package shall bear an "ESD sensitive" label.

4.5.2 <u>Terminal Identification</u>

Terminal identification shall be as shown in Figures 2 and 3 of this specification.

4.5.3 The ESCC Component Number

Each component shall bear the ESCC Component Number which shall be constituted and marked as follows:

	<u>561400701B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESCC Basic Specification No. 21700.



PAGE 13

ISSUE 2

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured at room temperature are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +25 \pm 3$ °C.

Within their part types, those components which fail to achieve their specified RF Classification may be assigned to another type variant, after final electrical measurements.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high temperature are scheduled in Table 3. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +140(+0-5)^{\circ}C$.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

Burn-in shall be to Chart III(b) of ESCC Generic Specification No. 5010.

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +25 ±3 °C. The parameter drift values (Δ) applicable to the scheduled parameters shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

The requirements for high temperature reverse bias burn-in are specified in Section 9 of ESCC Generic Specification No. 5010. The conditions for high temperature reverse bias burn-in shall be as specified in Table 5(a) of this specification.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 9 of ESCC Generic Specification No. 5010. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 <u>Electrical Circuit for High Temperature Reverse Bias Burn-in</u>

The circuit for use in performing the high temperature reverse bias burn-in test is the general burn-in circuit shown in Figure 5 of this specification or a suitable manufacturer proprietary circuit as defined in Appendix A.

4.7.5 Electrical Circuit for Power Burn-in

The circuit for use in performing the power burn-in test is shown in Figure 5 of this specification or a suitable manufacturer proprietary circuit as defined in Appendix A.

PAĢE 14

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - DC PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST	TEST	LIM	IITS	
NO.	CHARACTERISTICS	STIVIBUL	FIG.	CONDITIONS	MIN.	MAX.	UNIT
1	Drain Leakage Current at Pinch-off 1 (high V _{DS})	l _{Dph}	4(a)	V_{DS} = 9.5V, V_{GS} = -3.5V Variants 01 to 03 Variants 04 to 06	-	960 480	μA
2	Gate Leakage Current at Pinch-off 1 (high V _{DS})	I _{Gph}	4(a)	V_{DS} = 9.5V, V_{GS} = -3.5V Variants 01 to 03 Variants 04 to 06	-	-480 -240	μA
3	Drain Leakage Current at Pinch-off 2 (low V _{DS})	I _{Dpl}	4(a)	V_{DS} = 3V, V_{GS} = -3.5V Variants 01 to 03 Variants 04 to 06	-	96 48	μA
4	Gate Leakage Current at Pinch-off 2 (low V _{DS})	l _{Gpl}	4(a)	V_{DS} = 3V, V_{GS} = -3.5V Variants 01 to 03 Variants 04 to 06	-	-48 -24	μA
5	Drain Saturation Current	I _{Dss}	4(a)	V _{DS} = 2V, V _{GS} = 0V Variants 01 to 03 Variants 04 to 06	360 180	840 420	mA
6	Gate-Source Threshold Voltage	V _{GSth}	4(a)	$V_{DS} = 3V$ Variants 01 to 03: $I_D = 24$ mA Variants 04 to 06; $I_D = 12$ mA	-1.1	-3.2	٧
7	Transconductance	9 _m	4(a)	V_{DS} = 3V Variants 01 to 03: I_D = 240mA Variants 04 to 06; I_D = 120mA	260 130	-	mS
8	Thermal Resistance Channel to Case	R _{TH(ch-c)}	-	V_{DS} = 8V Variants 01 to 03: I_D = 240mA Variants 04 to 06: I_D = 120mA (Note 1)	- -	22 40	°C/W

NOTES: See Page 15.



PAGE 15

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - AC PARAMETERS

No.	CHARACTERISTICS	SVMROL	TEST	TEST	LIM	ITS	UNIT
140.	OTALIAO EL IIO 1103	STIVIDOL	FIG.	CONDITIONS	MIN.	MAX.	UNIT
9	Linear Gain	G _{lp}	4(b)	V_{DS} = 8V, f = 2.3GHz (Note 2) Variants 01 to 03: I_{Dq} = 0.24A, P_{in} ≤ 4dBm Variants 01, 02 Variant 03 Variants 04 to 06 : I_{Dq} = 0.12A, P_{in} ≤ 0dBm Variants 04, 05 Variant 06	17.0 16.5 18.0 17.5	- - -	dB
10	Output Power	P _{out}	4(b)	V_{DS} = 8V, f = 2.3GHz (Note 2) Variants 01 to 03: I_{Dq} = 0.24A, P_{in} = 13.5dBm Variants 04 to 06: I_{Dq} = 0.12A, P_{in} = 10dBm	Note 3	-	dBm
11	Power Added Efficiency	PAE	4(b)	V_{DS} = 8V, f = 2.3GHz (Note 2) Variants 01 to 03: I_{Dq} = 0.24A, P_{in} = 13.5dBm Variant 01 Variant 02 Variant 03 Variants 04 to 06: I_{Dq} = 0.12A, P_{in} = 10dBm Variant 04 Variant 05 Variant 06	48 46 43 50 48 45		%
12	Gate-Source Quiescent Voltage	V_{GSq}	4(b)	V_{DS} = 8V Variants 01 to 03: I_{Dq} = 0.24A Variants 04 to 06: I_{Dq} = 0.12A	Not	e 4	٧
13	Gate DC Current under RF	l _{Go}	4(b)	V_{DS} = 8V, f = 2.3GHz (Note 2) Variants 01 to 03: I_{Dq} = 0.24A, P_{in} = 13.5dBm Variants 04 to 06: I_{Dq} = 0.12A, P_{in} = 10dBm	Not	e 4	μА
14	Drain DC Current under RF	I _{Do}	4(b)	V_{DS} = 8V, f = 2.3GHz (Note 2) Variants 01 to 03: I_{Dq} = 0.24A, P_{in} = 13.5dBm Variants 04 to 06: I_{Dq} = 0.12A, P_{in} = 10dBm	Not	e 4	mA

NOTES

- 1. Shall be performed on 5 assembled samples per wafer. If a failure occurs, 100% measurements shall be performed.
- 2. Input and output matched for maximum Pout-
- See Column 5 of Table 1(a).
 No specific limits applicable. The parameters are read and record for information only.



PAGE 16 ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST	TEST	LIN	IITS	1.15.1175
	OTHER TENIOR OF	OTWIDOL	FIG.	CONDITIONS	MIN.	MAX.	UNIT
1	Drain Leakage Current at Pinch-off 1 (high V _{DS})	I _{Dph}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	-	4.8 2.4	mA
2	Gate Leakage Current at Pinch-off 1 (high V _{DS})	l _{Gph}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	<u>-</u> -	-2.4 -1.2	mA
3	Drain Leakage Current at Pinch-off 2 (low V _{DS})	I _{Dpl}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	<u>-</u>	0.48 0.24	mA
4	Gate Leakage Current at Pinch-off 2 (low V _{DS})	I _{Gpl}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	-	-0.24 -0.12	mA
6	Gate-Source Threshold Voltage	V _{GSth}	4(a)	As per Table 2 Variants 01 to 03: $I_D = 40$ mA Variants 04 to 06: $I_D = 20$ mA (Note 1)	-1.0	-3.4	V
7	Transconductance	9 _m	4(a)	As per Table 2 Variants 01 to 03: $I_D = 240 \text{mA}$ Variants 04 to 06: $I_D = 120 \text{mA}$ (Note 1)	200 100		mS

NOTES

¹ Shall be performed on 5 assembled samples per wafer. If a failure occurs, 100% measurements shall be performed.



PAGE 17

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - TEST CIRCUIT FOR DC PARAMETERS





FIGURE 4(b) - TEST CIRCUIT FOR AC PARAMETERS



NOTES

1. DC Gate Resistance = 100Ω .



PAGE 18

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	TEST FIG.	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3	Drain Leakage Current at Pinch-off 2 (low V _{DS})	l _{Dpi}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	± 48 ± 24	μΑ
4	Gate Leakage Current at Pinch-off 2 (low V _{DS})	l _{Gpl}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	± 24 ± 12	μA
5	Drain Saturation Current	l _{Dss}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	±60 ±30	mA
6	Gate-Source Threshold Voltage	V _{GSth}	4(a)	As per Table 2	± 0.2	V
7	Transconductance	9 _m	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	±36 ±18	mS
10	Output Power	P _{out}	4(b)	As per Table 2	+0.5 -0.2	dB

 $\frac{\text{NOTES}}{1. \ \Delta 1 = \Delta 2.}$



PAGE 19

ISSUE 2

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 140 (+0 -5)	°C
2	Gate Source Voltage	V_{GS}	-5.0 (+0.2 -0)	V
3	Drain Source Voltage	V _{DS}	8.0(+0-0.2)	V

TABLE 5(b) - CONDITIONS FOR BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	1BOL CONDITIONS	
1	Ambient Temperature	T _{amb}	+ 100 (Note 1)	°C
2	Channel Temperature	T _{ch}	+ 175 (+0 -5)	°C
3	Drain Source Voltage	V_{DS}	8.0 (+0-0.2)	٧
4	Drain Current	l _D	Variants 01 to 03: 300 Variants 04 to 06: 180 (±10%, Note 2)	mA

NOTES


Because the components are mechanically clamped to the burn-in fixture, an additional thermal resistance case to heatsink, e.g. $R_{TH(C-HS)} = 5^{\circ}C/W$ must be considered for the calculation of T_{ch} . Furthermore, the heatsink temperature will rise above the ambient (oven) temperature, characterised e.g. by a further $R_{TH(HS-A)} = 3^{\circ}C/W$ per component.

- 1. Tamb shall be adjusted to provide the required Tch.
- 2 The limits given for T_{ch} shall not be exceeded.

PAGE 20

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR BURN-IN







PAGE 21

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR BURN-IN (CONTINUED)



TIMING SEQUENCE FOR HTRB ON/OFF BIASING



TIMING SEQUENCE FOR BURN-IN ON/OFF BIASING



PAGE 22

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESCC GENERIC SPECIFICATION No. 5010)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at T_{amb} = +25 ±3 °C.

4.8.2 <u>Electrical Measure ments at Intermediate Points and on Completion of Endurance Tests</u>

The parameters to be measured at intermediate points and on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +25 \pm 3$ °C.

4.8.3 Conditions for Operating Life Test (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESCC Generic Specification No. 5010. The conditions for operating life testing shall be as specified in Table 5(b) of this specification for burn-in.

4.8.4 <u>Electrical Circuit for Operating Life Test</u>

The circuit for use in performing the operating life test shall be the same as shown in Figure 5 of this specification for burn-in or a suitable manufacturer proprietary circuit as defined in Appendix A.

4.9 TOTAL DOSE IRRADIATION TESTING

Not applicable.

4.10 SPECIAL TESTING

Not applicable.



PAGE 23 ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	TEST FIG.	TEST CONDITIONS	LIMITS		CHANGE LIMITS	UNIT
					MIN.	MAX.	(Δ)	UNIT
3	Drain Leakage Current at Pinch-off 2 (low V _{DS})	l _{Dpl}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	-	120 60	± 48 ± 24	μА
4	Gate Leakage Current at Pinch-off 2 (low V _{DS})	I _{Gpl}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	-	-60 -30	±24 ±12	μА
5	Drain Saturation Current	I _{Dss}	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	320 160	920 420	±60 ±30	mA
6	Gate-Source Threshold Voltage	V _{GSth}	4(a)	As per Table 2	-1.0	-3.3	±0.2	V
7	Transconductance	9 _m	4(a)	As per Table 2 Variants 01 to 03 Variants 04 to 06	230 120	-	±36 ±18	mS
10	Output Power	P _{out}	4(b)	As per Table 2	Note 1	-	± 0.3	dΒ

NOTES:

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

Not applicable.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING Not applicable.

^{1.} As per Table 2, reduced by 0.2dB.



PAGE 24 ISSUE 2

APPENDIX 'A'

AGREED DEVIATIONS FOR INFINEON TECHNOLOGIES (D)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para 4.2.1	Paras. 5.2.4 and 10.5: If Wafer Lot Acceptance Test Data is specified in the purchase order, such data will not be delivered but will be available for review at Infineon Technologies.				
Para. 4.2.2	Para. 9.11, Dimension Check: May be performed on a 100% basis using a gauge during RF Measurements.				
Para. 4.2.3	Paras. 9.12 and 10.8.1, Radiographic Inspection: May be replaced by an Internal (pre-encapsulation) Visual Inspection for verifying the length, height and shape of the wire bonding.				
	Paras. 9.21, HTRB and 9.22, Burn-in: The Infineon proprietary Burn-in circuit which provides closed loop feedback of I_D to V_{GS} may be used to replace Figure 5.				
Para. 4.2.4	Para. 9.20.1, Operating Life During Qualification Testing: The Infineon proprietary Burn-in circuit which provides closed loop feedback of I_D to V_{GS} may be used to replace Figure 5.				
Para. 4.2.5	Para. 9.20.2, Operating Life During Lot Acceptance Tests: The Infineon proprietary Burn-in circuit which provides closed loop feedback of I_D to $V_{\rm GS}$ may be used to replace Figure 5.				