



Pages 1 to 49

**INTEGRATED CIRCUITS, SILICON MONOLITHIC, 32-BIT  
SPARC EMBEDDED PROCESSOR,  
BASED ON TYPE TSC695F**

**ESCC Detail Specification No. 9512/003**

Issue 2

February 2006



Document Custodian: European Space Agency - see <https://escies.org>

**LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2006. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

**DOCUMENTATION CHANGE NOTICE**

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
206, 207	Specification upissued to incorporate editorial and technical changes per DCR.

**TABLE OF CONTENTS**

<b><u>1.</u></b>	<b><u>GENERAL</u></b>	<b><u>5</u></b>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	5
1.6	Handling Precautions	6
1.7	Physical Dimensions and Terminal Identification	7
1.8	Functional Diagram	8
1.9	Pin Assignment and Description	8
1.10	Instruction Set and Timing Diagram	17
1.11	Protection Networks	33
<b><u>2.</u></b>	<b><u>REQUIREMENTS</u></b>	<b><u>33</u></b>
2.1	General	33
2.1.1	Deviations from the Generic Specification	34
2.1.1.1	Deviations from Screening Tests	34
2.2	Marking	34
2.3	Electrical Measurements at Room, High and Low Temperatures	34
2.3.1	Room Temperature Electrical Measurements	34
2.3.2	High and Low Temperatures Electrical Measurements	39
2.4	Parameter Drift Values	39
2.5	Intermediate and End-point Electrical Measurements	40
2.6	Power Burn-in Conditions	40
2.7	Operating Life Conditions	48
2.8	Total Dose Irradiation Testing	48
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	48
2.8.2	Electrical Measurements for Total Dose Radiation Testing	48

## 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 951200301R

- Detail Specification Reference: 9512003
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: R (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight Max g	Total Dose Radiation Level Letter
01	TSC695F	MQFP-F256	G2	15	R[100kRAD(Si)]

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage. Functional performance for extended periods at the maximum ratings may adversely affect device reliability.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to +7	V	1
Input Voltage Range	$V_{IN}$	-0.5 to $V_{DD} + 0.5$	V	2
Input Current per Signal pin per Power pin	$I_{IN}$	-10 to +10 -50 to +50	mAdc	
Output Current	$I_{OUT}$	-90 to +110	mAdc	3
Device Power Dissipation	$P_D$	1.5	W	
Operating Temperature	$T_{op}$	-55 to +125	°C	$T_{amb}$
Storage Temperature	$T_{stg}$	-65 to +150	°C	
Junction Temperature	$T_j$	165	°C	
Thermal Resistance	$R_{th(j-c)}$	3	°C/W	
Soldering Temperature	$T_{sol}$	265	°C	4

**NOTES:**

1. Device is functional for  $4.5 \leq V_{DD} \leq 5.5V$  with reference to  $V_{SS} = 0V$ .
2.  $V_{DD} + 0.5V$  shall not exceed +7V.
3. The maximum output current of any single output for a maximum duration of 1 second.
4. Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6


**HANDLING PRECAUTIONS**

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000 volts.



1.8 FUNCTIONAL DIAGRAM



1.9 PIN ASSIGNMENT AND DESCRIPTION

Pin	Function
1	GPINNT
2	GPI[7]
3	V <sub>DDO</sub>
4	V <sub>SSO</sub>
5	GPI[6]
6	GPI[5]
7	GPI[4]
8	GPI[3]
9	V <sub>DDO</sub>
10	V <sub>SSO</sub>
11	GPI[2]
12	GPI[1]
13	GPI[0]
14	D[31]
15	D[30]
16	V <sub>DDO</sub>
17	V <sub>SSO</sub>
18	D[29]
19	D[28]
20	V <sub>DDI</sub>



Pin	Function
21	V <sub>SSI</sub>
22	D[27]
23	D[26]
24	V <sub>DDO</sub>
25	V <sub>SSO</sub>
26	D[25]
27	D[24]
28	D[23]
29	D[22]
30	V <sub>DDO</sub>
31	V <sub>SSO</sub>
32	D[21]
33	D[20]
34	D[19]
35	D[18]
36	V <sub>DDO</sub>
37	V <sub>SSO</sub>
38	D[17]
39	D[16]
40	V <sub>DDI</sub>
41	V <sub>SSI</sub>
42	D[15]
43	D[14]
44	V <sub>DDO</sub>
45	V <sub>SSO</sub>
46	D[13]
47	D[12]
48	D[11]
49	D[10]
50	V <sub>DDO</sub>
51	V <sub>SSO</sub>
52	D[9]
53	D[8]
54	D[7]
55	D[6]
56	V <sub>DDO</sub>

Pin	Function
57	V <sub>SSO</sub>
58	D[5]
59	D[4]
60	D[3]
61	D[2]
62	V <sub>DDO</sub>
63	V <sub>SSO</sub>
64	D[1]
65	D[0]
66	RSIZE[1]
67	RSIZE[0]
68	RASI[3]
69	V <sub>DDO</sub>
70	V <sub>SSO</sub>
71	RASI[2]
72	RASI[1]
73	RASI[0]
74	RA[31]
75	RA[30]
76	V <sub>DDO</sub>
77	V <sub>SSO</sub>
78	RA[29]
79	RA[28]
80	RA[27]
81	V <sub>DDO</sub>
82	V <sub>SSO</sub>
83	RA[26]
84	RA[25]
85	RA[24]
86	V <sub>DDI</sub>
87	V <sub>SSI</sub>
88	V <sub>DDO</sub>
89	V <sub>SSO</sub>
90	RA[23]
91	RA[22]
92	RA[21]

Pin	Function
93	V <sub>DDO</sub>
94	V <sub>SSO</sub>
95	RA[20]
96	RA[19]
97	RA[18]
98	V <sub>DDO</sub>
99	V <sub>SSO</sub>
100	RA[17]
101	RA[16]
102	RA[15]
103	V <sub>DDO</sub>
104	V <sub>SSO</sub>
105	RA[14]
106	V <sub>DDI</sub>
107	V <sub>SSI</sub>
108	RA[13]
109	RA[12]
110	V <sub>DDO</sub>
111	V <sub>SSO</sub>
112	RA[11]
113	RA[10]
114	RA[9]
115	V <sub>DDO</sub>
116	V <sub>SSO</sub>
117	RA[8]
118	RA[7]
119	RA[6]
120	V <sub>DDO</sub>
121	V <sub>SSO</sub>
122	RA[5]
123	RA[4]
124	RA[3]
125	V <sub>DDO</sub>
126	V <sub>SSO</sub>
127	RA[2]
128	RA[1]

Pin	Function
129	RA[0]
130	V <sub>DDO</sub>
131	V <sub>SSO</sub>
132	RAPAR
133	RASPAR
134	DPAR
135	V <sub>DDO</sub>
136	V <sub>SSO</sub>
137	SYSCLK
138	TDO
139	$\overline{\text{TRST}}$
140	TMS
141	TDI
142	TCK
143	CLK2
144	$\overline{\text{DRDY}}$
145	DMAAS
146	V <sub>DDO</sub>
147	V <sub>SSO</sub>
148	$\overline{\text{DMAGNT}}$
149	$\overline{\text{EXMCS}}$
150	V <sub>DDI</sub>
151	V <sub>SSI</sub>
152	$\overline{\text{DMAREQ}}$
153	$\overline{\text{BUSERR}}$
154	$\overline{\text{BUSRDY}}$
155	$\overline{\text{ROMWRT}}$
156	$\overline{\text{NOPAR}}$
157	$\overline{\text{SYSHALT}}$
158	$\overline{\text{CPUHALT}}$
159	V <sub>DDO</sub>
160	V <sub>SSO</sub>
161	SYSERR
162	SYSAV
163	EXTINT[4]
164	EXTINT[3]

Pin	Function
165	EXTINT[2]
166	EXTINT[1]
167	EXTINT[0]
168	V <sub>DDI</sub>
169	V <sub>SSI</sub>
170	EXTINTACK
171	$\overline{\text{IUERR}}$
172	V <sub>DDO</sub>
173	V <sub>SSO</sub>
174	CPAR
175	TXA
176	RXA
177	RXB
178	TXB
179	$\overline{\text{IOWR}}$
180	$\overline{\text{IOSEL}}[3]$
181	V <sub>DDO</sub>
182	V <sub>SSO</sub>
183	$\overline{\text{IOSEL}}[2]$
184	$\overline{\text{IOSEL}}[1]$
185	$\overline{\text{IOSEL}}[0]$
186	WRT
187	$\overline{\text{WE}}$
188	V <sub>DDO</sub>
189	V <sub>SSO</sub>
190	RD
191	RLDSTO
192	LOCK
193	DXFER
194	$\overline{\text{MEXC}}$
195	V <sub>DDO</sub>
196	V <sub>SSO</sub>
197	$\overline{\text{RESET}}$
198	$\overline{\text{SYSRESET}}$
199	BA[1]
200	BA[0]

Pin	Function
201	CB[6]
202	CB[5]
203	V <sub>DDO</sub>
204	V <sub>SSO</sub>
205	CB[4]
206	CB[3]
207	CB[2]
208	CB[1]
209	V <sub>DDO</sub>
210	V <sub>SSO</sub>
211	CB[0]
212	$\overline{\text{ALE}}$
213	V <sub>DDI</sub>
214	V <sub>SSI</sub>
215	$\overline{\text{PROM8}}$
216	$\overline{\text{ROMCS}}$
217	$\overline{\text{MEMCS}}[9]$
218	V <sub>DDO</sub>
219	V <sub>SSO</sub>
220	$\overline{\text{MEMCS}}[8]$
221	$\overline{\text{MEMCS}}[7]$
222	$\overline{\text{MEMCS}}[6]$
223	$\overline{\text{MEMCS}}[5]$
224	$\overline{\text{MEMCS}}[4]$
225	$\overline{\text{MEMCS}}[3]$
226	V <sub>DDO</sub>
227	V <sub>SSO</sub>
228	$\overline{\text{MEMCS}}[2]$
229	$\overline{\text{MEMCS}}[1]$
230	$\overline{\text{MEMCS}}[0]$
231	V <sub>DDI</sub>
232	V <sub>SSI</sub>
233	$\overline{\text{OE}}$
234	V <sub>DDO</sub>
235	V <sub>SSO</sub>
236	$\overline{\text{MEMWR}}$

Pin	Function
237	$\overline{\text{BUFFEN}}$
238	DDIR
239	$V_{\text{DDO}}$
240	$V_{\text{SSO}}$
241	$\overline{\text{DDIR}}$
242	$\overline{\text{MHOLD}}$
243	$\overline{\text{MDS}}$
244	WDCLK
245	IWDE
246	EWDINT
247	TMODE[1]
248	TMODE[0]
249	DEBUG
250	INULL
251	DIA
252	$V_{\text{DDO}}$
253	$V_{\text{SSO}}$
254	FLUSH
255	INST
256	RTC

Signal	Type	Active	Description	
RA[31-0]	I/O		32-bit registered address bus	Output buffer: 400pF
RAPAR	I/O	High	Registered address bus parity	-
RAS[3-0]	I/O		4-bit registered address space identifier	-
RSIZE[1-0]	I/O		2-bit registered bus transaction size	-
RASPAR	I/O	High	Registered ASI and SIZE parity	-
CPAR	I/O	High	Control bus parity	-
D[31-0]	I/O		32-bit data bus	-
CB[6-0]	I/O		7-bit check-bit bus	-
DPAR	I/O	High	Data bus parity	-
RLDSTO	I/O	High	Registered atomic load-store	-
$\overline{\text{ALE}}$	O	Low	Address latch enable	-
DXFER	I/O	High	Data transfer	-
LOCK	I/O	High	Bus lock	-

Signal	Type	Active	Description	
RD	I/O	High	Read access	-
$\overline{\text{WE}}$	I/O	Low	Write enable	-
WRT	I/O	High	Advanced write	-
$\overline{\text{MHOLD}}$	O	Low	Memory bus hold	MHOLD + FHOLD + BHOLD + FCCV
$\overline{\text{MDS}}$	O	Low	Memory data strobe	-
$\overline{\text{MEXC}}$	O	Low	Memory exception	-
$\overline{\text{PROM8}}$	I	Low	Select 8-bit wide PROM	-
BA[1-0]	O		Latched address used for 8-bit wide boot PROM	-
$\overline{\text{ROMCS}}$	O	Low	PROM chip select	-
$\overline{\text{ROMWRT}}$	I	Low	ROM write enable	-
$\overline{\text{MEMCS}}[9-0]$	O	Low	Memory chip select	Output buffer: 400pF
$\overline{\text{MEMWR}}$	O	Low	Memory write strobe	Output buffer: 400pF
$\overline{\text{OE}}$	O	Low	Memory output enable	Output buffer: 400pF
$\overline{\text{BUFFEN}}$	O	Low	Data buffer enable	
DDIR	O	High	Data buffer direction	-
$\overline{\text{DDIR}}$	O	Low	Data buffer direction	-
$\overline{\text{IOSEL}}[3-0]$	O	Low	I/O chip select	-
$\overline{\text{IOWR}}$	O	Low	I/O and exchange memory write strobe	-
$\overline{\text{EXMCS}}$	O	Low	Exchange memory chip select	-
$\overline{\text{BUSRDY}}$	I	Low	Bus ready	-
$\overline{\text{BUSERR}}$	I	Low	Bus Error	-
$\overline{\text{DMAREQ}}$	I	Low	DMA request	-
$\overline{\text{DMAGNT}}$	O	Low	DMA grant	-
DMAAS	I	High	DMA address strobe	-
$\overline{\text{DRDY}}$	O	Low	Data ready during DMA access	-
$\overline{\text{IUERR}}$	O	Low	IU error	-
$\overline{\text{CPUHALT}}$	O	Low	Processor (IU & FPU) halt and freeze	-
SYSERR	O	High	System error	-
$\overline{\text{SYSHALT}}$	I	Low	System halt	-
SYSAV	O	High	System availability	-
$\overline{\text{NOPAR}}$	I	Low	No parity	-
INULL	O	High	Integer unit nullify cycle	-



Signal	Type	Active	Description	
INST	O	High	Instruction fetch	Used to check the execute stage of IU instruction pipeline
FLUSH	O	High	FPU instruction flush	
DIA	O	High	Delay instruction annulled	
RTC	O	High	Real Time Clock Counter output	-
RxA/RxB	I		Receive data UART "A" and "B"	Input trigger
TxA/TxB	O		Transmit data UART "A" and "B"	-
GPI[7-0]	I/O		GPI input/output	Input trigger
GPIINT	O	High	GPI interrupt	-
EXTINT[4-0]	I		External interrupt	Input trigger
EXTINTACK	O	High	External interrupt acknowledge	-
IWDE	I	High	Internal watch dog enable	-
EWDINT	I	High	External watch dog input interrupt	Input trigger
WDCLK	I		Watch dog clock	-
CLK2	I		Double frequency clock	-
SYSCLK	O		System clock	-
$\overline{\text{RESET}}$	O	Low	Output reset	-
$\overline{\text{SYSRESET}}$	I	Low	System input reset	Input trigger
TMODE[1-0]	I		Factory test mode	Functional mode = 00
DEBUG	I	High	Software debug mode	-
TCK	I		Test (JTAG) clock	-
$\overline{\text{TRST}}$	I	Low	Test (JTAG) reset	Pull-up = 37k $\Omega$
TMS	I		Test (JTAG) mode select	Pull-up = 37k $\Omega$
TDI	I		Test (JTAG) data input	Pull-up = 37k $\Omega$
TDO	O		Test (JTAG) data output	-
V <sub>DDI</sub> /V <sub>SSI</sub>			Main internal power	-
V <sub>DDO</sub> /V <sub>SSO</sub>			Output driver power	-

**NOTES:**

1. If not specified, the output buffer type is 150pF, the input buffer type is TTL.


1.10 INSTRUCTION SET AND TIMING DIAGRAM

TSC695F instructions fall into six functional categories: load/store, arithmetic/logical/shift, control transfer, read/write control register, floating-point and miscellaneous. Refer to SPARC 7 Instruction-set Manual.


The latest revision of SPARC 7 Instruction-set Manual and the TSC695F SPARC 32-bit Space Processor User Manual are available at [www.Atmel.com](http://www.Atmel.com).

The timing diagrams applicable to parameters specified in this specification are as follows.


RAM FETCH, RAM LOAD AND RAM STORE SEQUENCE - N WAITSTATES FOR READ, M WAITSTATES FOR WRITE




RAM ATOMIC - LOAD - STORE BYTE SEQUENCE - 0 WAITSTATE




RAM LOAD - DOUBLE AND RAM STORE - DOUBLE SEQUENCE - 0 WAITSTATE




RAM LOAD WITH CORRECTABLE ERROR - 0 WAITSTATE



RAM LOAD WITH UNCORRECTABLE ERROR - 0 WAITSTATE




RAM LOAD WITH UNIMPLEMENTED AREA ACCESS - 0 WAISTSTATE









i/O LOAD SEQUENCE WITH  $\overline{\text{BUSRDY}}$  AND  $n$  WAITSTATES (TIMING FOR 0 WAITSTATE = TIMING FOR 1 WAITSTATE)




EXCHANGE RAM STORE WITH  $\overline{\text{BUSRDY}}$  AND n WAITSTATES




EXCHANGE RAM LOAD WITH BUSRDY AND n WAITSTATES




8-BIT BOOT FROM FETCH [OR LOAD WORD] - n WAITSTATES




8-BIT BOOT PROM 2x STORE BYTE - n WAITSTATES




DMA RAM LOAD WITH OR WITHOUT CORRECTABLE ERROR AND DMA RAM STORE - 0 WAITSTATES




EDGE TRIGGERED INTERRUPT TIMING




HALT TIMING



EXTERNAL ERROR WITH HALT TIMING




RESET TIMING






TMS, TDI, TDO TIMING




SYSCLK TO CLK2 TIMING



**NOTE:** Timings specified with respect to SYSCLK can be specified with respect to CLK2 by means of T69 and T70

1.11 PROTECTION NETWORKS



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the applicable ESCC Generic Specification. Permitted deviations from the Generic

Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 *Deviations from Screening Tests*

- (a) High Temperature Reverse Bias Burn-in and the subsequent Final Measurements for HTRB shall be omitted.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only.)
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V,$ $V_{IH2}=3V$ $V_{DD}=4.5V, V_{SS}=0V$ Note 2	-	-	-
Functional Test 2	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V,$ $V_{IH2}=3V$ $V_{DD}=5V, V_{SS}=0V$ Note 2	-	-	-
Functional Test 3	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V,$ $V_{IH2}=3V$ $V_{DD}=5.5V, V_{SS}=0V$ Note 2	-	-	-
Low Level Input Current 1	$I_{IL1}$	3009	$V_{IN}=0V, V_{DD}=5.5V,$ $V_{SS}=0V$ Note 3	-	-10	$\mu A$

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Low Level Input Current 2	$I_{IL2}$	3009	$V_{IN}=0V, V_{DD}=5.5V, V_{SS}=0V$ Note 3	-	-350	$\mu A$
High Level Input Current	$I_{IH}$	3010	$V_{IN} = 5.5V, V_{DD}= 5.5V$ $V_{SS}=0V$	-	10	$\mu A$
Low Level Output Voltage 1	$V_{OL1}$	3007	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=4mA$ Note 4	-	400	mV
Low Level Output Voltage 2	$V_{OL2}$	3007	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=12mA$ Note 4	-	400	mV
High Level Output Voltage 1	$V_{OH1}$	3006	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OH}=-6mA$ Note 4	2.4	-	V
High Level Output Voltage 2	$V_{OH2}$	3006	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OH}=-16mA$ Note 4	2.4	-	V
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	3020	Outputs disabled $V_{OUT}=0V, V_{DD}=5.5V$ $V_{SS}=0V$	-	-10	$\mu A$
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	3021	Outputs disabled $V_{OUT}=V_{DD}=5.5V$ $V_{SS}=0V$	-	10	$\mu A$
Supply Current, Power Down	$I_{DDPD}$	3005	$V_{DD}=5.5V, V_{SS}=0V,$ $f=25MHz$ $V_{DDI}$ Pins Power Down mode	-	41	mA
Supply Current, Operating	$I_{DDOP}$	3005	$V_{DD}=5.5V, V_{SS}=0V,$ $f=25MHz$ $V_{DDI}$ Pins	-	230	mA
Input Capacitance	$C_{IN}$	3012	$V_{DD}=0V, V_{SS}=0V$ Note 5	-	7	pF
CLK2 period	$T_1$	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	20	-	ns
SYSCLK Period	$T_2$	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	40	-	ns
CLK2 High and Low Pulse Width	$T_3$	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	9.75	-	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
RA[31-0], RAPAR, RSIZE, RLDSTO and LOCK Output Delay from SYSCLK + Edge	T <sub>4</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7	-	6.5	ns
$\overline{\text{MEMCS}}[9-0]$ , $\overline{\text{ROMCS}}$ , $\overline{\text{EXMCS}}$ Output Delay from SYSCLK + Edge	T <sub>5</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	12.5	ns
$\overline{\text{DDIR}}$ , $\overline{\text{DDIR}}$ Output Delay from SYSCLK + Edge	T <sub>6</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns
$\overline{\text{MEMWR}}$ and $\overline{\text{IOWR}}$ Output Delay from SYSCLK + and SYSCLK - Edge	T <sub>7</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7	-	23.5	ns
$\overline{\text{OE}}$ High to Low Output Delay from SYSCLK + Edge	T <sub>8</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7	-	20.5	ns
Data Setup Time during Load from SYSCLK + Edge	T <sub>9-1</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	11.5	-	ns
Data Setup Time during Load from SYSCLK + Edge	T <sub>9-2</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7, 8	9	-	ns
Data Hold Time during Load from SYSCLK + Edge	T <sub>10</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	5	-	ns
Data Output Delay from SYSCLK- Edge	T <sub>11</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7	-	28	ns
Data Output Valid from SYSCLK + Edge	T <sub>12</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	8	-	ns
CB Output Delay from SYSCLK + Edge	T <sub>13</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	19	ns
$\overline{\text{ALE}}$ Output Delay From SYSCLK- Edge	T <sub>14</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	13	ns
$\overline{\text{BUFFEN}}$ High to Low Output Delay from SYSCLK + Edge	T <sub>15</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 7	-	21	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
MHOLD Output Delay from SYSCLK + Edge	T <sub>16</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	12	ns
MDS, DRDY Output Delay from SYSCLK + Edge	T <sub>17</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns
MEXC Output Delay from SYSCLK-Edge	T <sub>20</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns
RASI[3-0], RSIZE[1-0], RASPAR Setup Time from SYSCLK + Edge	T <sub>21</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	10	-	ns
RASI[3-0], RSIZE[1-0], RASPAR Hold Time from SYSCLK + Edge	T <sub>22</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	3	-	ns
BOOT PROM Address Output Delay from SYSCLK + Edge	T <sub>23</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	13	ns
BUSRDY Setup Time from SYSCLK + Edge	T <sub>24</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	12	-	ns
BUSRDY Hold Time SYSCLK + Edge	T <sub>25</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	0	-	ns
IOSEL[3-0] Output Delay from SYSCLK + Edge	T <sub>27</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns
DMAAS Setup Time from SYSCLK + Edge	T <sub>28</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	12	20	ns
DMAAS Hold Time from SYSCLK-Edge	T <sub>29</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	0	20	ns
DMAREQ Setup Time from SYSCLK + Edge	T <sub>30</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	12	-	ns
DMAGNT Output Delay from SYSCLK + Edge	T <sub>31</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
RA[31-0], RAPAR, CPAR Setup Time from SYSCLK + Edge	T <sub>32</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	10	-	ns
RA[31-0], RAPAR, CPAR Hold Time from SYSCLK + Edge	T <sub>33</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	3	-	ns
TCK Period	T <sub>36</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	100	-	ns
TMS Setup Time from TCK + Edge	T <sub>37</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	10	-	ns
TMS Hold Time from TCK + Edge	T <sub>38</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	4	-	ns
TDI Setup Time from TCK + Edge	T <sub>39</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	10	-	ns
TDI Hold Time from TCK + Edge	T <sub>40</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	10	-	ns
TDO Output Delay from TCK-Edge	T <sub>41</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	20	ns
INULL Output Delay from SYSCLK + Edge	T <sub>46</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	22	ns
$\overline{\text{RESET}}$ , $\overline{\text{CPUHALT}}$ Output Delay from SYSCLK + Edge	T <sub>48</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	22	ns
SYSERR, SYSAV Output Delay from SYSCLK + Edge	T <sub>49</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	20	ns
$\overline{\text{IUERR}}$ Output Delay from SYSCLK + Edge	T <sub>50</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	20	ns
EXTINT[4-0] Setup Time from SYSCKL-Edge	T <sub>52</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	12	-	ns
EXTINT[4-0] Hold Time from SYSCKL-Edge	T <sub>53</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	0	-	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
EXTINTACK Output Delay from SYSCLK + Edge	T <sub>54</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	15	ns
$\overline{OE}$ Low to High Output Delay from SYSCLK + Edge (no DMA Mode)	T <sub>56</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	8.5	ns
$\overline{BUFFEN}$ Low to High Output Delay from SYSCLK + Edge	T <sub>57</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	9	ns
INST Output Delay from SYSCLK + Edge	T <sub>60</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	-	22	ns
Data Output Delay to Low-Z from SYSCLK + Edge	T <sub>61</sub>	3003	V <sub>DD</sub> =4.5V and 5.5V, V <sub>SS</sub> =0V Note 6	20	-	ns

**NOTES:**

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
2. Functional tests shall be performed at each supply voltage with  $f_{SYSCLK} = 25MHz$ ,  $t_r = t_f \leq 5ns$ ,  $V_{IL} = 0.8V$ ,  $V_{IH1} = 2.2V$ ,  $V_{IH2} = 3V$ ,  $V_{OL} \leq 1.45V$ ,  $V_{OH} \geq 1.55V$ .  
 $V_{IH2}$  applies to inputs RxA/RxB, GPI[7-0], EXTINT[4-0], EWDINT,  $\overline{SYSRESET}$ .  $V_{IH1}$  applies to all other inputs.  
Functionality per the timing diagrams specified herein shall be verified.
3.  $I_{L2}$  applies to inputs  $\overline{TRST}$ , TMS, TDI,  $I_{L1}$  applies to all other inputs.
4.  $V_{OL2}$  and  $V_{OH2}$  apply to outputs RA[31-0], MEMCS[9-0], MEMWR,  $\overline{OE}$ .  $V_{OL1}$  and  $V_{OH1}$  apply to all other outputs.
5. Guaranteed but not tested.
6. Parameter tested go-no-go at each supply voltage during AC testing with  $f_{SYSCLK} = 25MHz$ ,  $C_L = 50pF$ ,  $V_{ref} = 2.5V$ .
7. Parameter recorded at each supply voltage during AC testing with  $f_{SYSCLK} = 25MHz$ ,  $C_L = 50pF$ ,  $V_{ref} = 2.5V$ .
8. Parameter tested with following conditions: NOPAR = 0, rpa = rec = 0 or 1  
(NOPAR: No Parity Input Signal; rpa, rec: bit 13 and 14 of Memory Configuration Register)

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at  $T_{amb} = +125(+0 -5)^{\circ}C$  and  $T_{amb} = -55(+5 -0)^{\circ}C$ .  
The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .  
The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.  
The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value $\Delta$	Absolute		
			Min	Max	
Low Level Input Current 1	$I_{IL1}$	$\pm 0.1$	-	-10	$\mu A$
High Level Input Current	$I_{IH}$	$\pm 0.1$	-	10	$\mu A$
Low Level Output Voltage 1	$V_{OL1}$	$\pm 100$	-	400	mV
Low Level Output Voltage 2	$V_{OH2}$	$\pm 100$	-	400	mV
High Level Output Voltage 1	$V_{OH1}$	$\pm 0.1$	2.4	-	V
High Level Output Voltage 2	$V_{OH2}$	$\pm 0.1$	2.4	-	V
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	$\pm 0.1$	-	-10	$\mu A$
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	$\pm 0.1$	-	10	$\mu A$

**NOTES:**

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2.5 **INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS**

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.6 **POWER BURN-IN CONDITIONS**

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+125(+0, -3)	$^{\circ}C$
Input CLK2	$V_{IN}$	$V_{GEN1}$ (Note 1)	V
Input $\overline{SYSRESET}$	$V_{IN}$	$V_{GEN2}$ (Note 1)	V
All other Inputs and Outputs	$V_{IN}, V_{OUT}$	$V_{DD}, V_{SS}$ (Note 1)	V
Pulse Voltage	$V_{GEN1}$ $V_{GEN2}$	0V to $V_{DD}$	V
Pulse Frequency Square Wave	$f_{GEN1}$ $f_{GEN2}$	1.65M 50.3 (Note 2) 50 $\pm$ 15% Duty Cycle $t_r = t_f \leq 5ns$	Hz
Positive Supply Voltage $V_{DDO}, V_{DDI}$	$V_{DD}$	5(+0.5, -0)	V
Negative Supply Voltage $V_{SSO}, V_{SSI}$	$V_{SS}$	0	V



**NOTES:**

1. All Inputs and Outputs shall be connected through a serial protection resistor/load as follows:

Pin	Signal	Wired to:	Serial Resistor
1	GPINNT	V <sub>DD</sub>	5.6kΩ
2	GPI[7]	V <sub>DD</sub>	1kΩ
3	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
4	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
5	GPI[6]	V <sub>DD</sub>	1kΩ
6	GPI[5]	V <sub>DD</sub>	1kΩ
7	GPI[4]	V <sub>DD</sub>	1kΩ
8	GPI[3]	V <sub>DD</sub>	1kΩ
9	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
10	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
11	GPI[2]	V <sub>DD</sub>	1kΩ
12	GPI[1]	V <sub>DD</sub>	1kΩ
13	GPI[0]	V <sub>DD</sub>	1kΩ
14	D[31]	V <sub>DD</sub>	1kΩ
15	D[[30]	V <sub>DD</sub>	1kΩ
16	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
17	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
18	D[29]	V <sub>SS</sub>	1kΩ
19	D[28]	V <sub>SS</sub>	1kΩ
20	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
21	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
22	D[27]	V <sub>SS</sub>	1kΩ
23	D[26]	V <sub>DD</sub>	1kΩ
24	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
25	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
26	D[25]	V <sub>SS</sub>	1kΩ
27	D[24]	V <sub>SS</sub>	1kΩ
28	D[23]	V <sub>DD</sub>	1kΩ
29	D[22]	V <sub>SS</sub>	1kΩ
30	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
31	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
32	D[21]	V <sub>SS</sub>	1kΩ
33	D[20]	V <sub>DD</sub>	1kΩ
34	D[19]	V <sub>DD</sub>	1kΩ

Pin	Signal	Wired to:	Serial Resistor
35	D[18]	V <sub>SS</sub>	1kΩ
36	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
37	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
38	D[17]	V <sub>SS</sub>	1kΩ
39	D[16]	V <sub>SS</sub>	1kΩ
40	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
41	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
42	D[15]	V <sub>SS</sub>	1kΩ
43	D[14]	V <sub>SS</sub>	1kΩ
44	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
45	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
46	D[13]	V <sub>SS</sub>	1kΩ
47	D[12]	V <sub>SS</sub>	1kΩ
48	D[11]	V <sub>SS</sub>	1kΩ
49	D[10]	V <sub>SS</sub>	1kΩ
50	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
51	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
52	D[9]	V <sub>SS</sub>	1kΩ
53	D[8]	V <sub>DD</sub>	1kΩ
54	D[7]	V <sub>SS</sub>	1kΩ
55	D[6]	V <sub>SS</sub>	1kΩ
56	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
57	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
58	D[5]	V <sub>DD</sub>	1kΩ
59	D[4]	V <sub>SS</sub>	1kΩ
60	D[3]	V <sub>SS</sub>	1kΩ
61	D[2]	V <sub>SS</sub>	1kΩ
62	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
63	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
64	D[1]	V <sub>SS</sub>	1kΩ
65	D[0]	V <sub>SS</sub>	1kΩ
66	R <sub>SIZE</sub> [1]	V <sub>DD</sub>	5.6kΩ
67	R <sub>SIZE</sub> [0]	V <sub>DD</sub>	5.6kΩ
68	R <sub>ASI</sub> [3]	V <sub>DD</sub>	5.6kΩ
69	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
70	V <sub>SSO</sub>	V <sub>SS</sub>	N/A

Pin	Signal	Wired to:	Serial Resistor
71	RASI[2]	V <sub>DD</sub>	5.6kΩ
72	RASI[1]	V <sub>DD</sub>	5.6kΩ
73	RASI[0]	V <sub>DD</sub>	5.6kΩ
74	RA[31]	V <sub>DD</sub>	5.6kΩ
75	RA[30]	V <sub>DD</sub>	5.6kΩ
76	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
77	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
78	RA[29]	V <sub>DD</sub>	5.6kΩ
79	RA[28]	V <sub>DD</sub>	5.6kΩ
80	RA[27]	V <sub>DD</sub>	5.6kΩ
81	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
82	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
83	RA[26]	V <sub>DD</sub>	5.6kΩ
84	RA[25]	V <sub>DD</sub>	5.6kΩ
85	RA[24]	V <sub>DD</sub>	5.6kΩ
86	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
87	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
88	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
89	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
90	RA[23]	V <sub>DD</sub>	5.6kΩ
91	RA[22]	V <sub>DD</sub>	5.6kΩ
92	RA[21]	V <sub>DD</sub>	5.6kΩ
93	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
94	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
95	RA[20]	V <sub>DD</sub>	5.6kΩ
96	RA[19]	V <sub>DD</sub>	5.6kΩ
97	RA[18]	V <sub>DD</sub>	5.6kΩ
98	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
99	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
100	RA[17]	V <sub>DD</sub>	5.6kΩ
101	RA[16]	V <sub>DD</sub>	5.6kΩ
102	RA[15]	V <sub>DD</sub>	5.6kΩ
103	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
104	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
105	RA[14]	V <sub>DD</sub>	5.6kΩ
106	V <sub>DDI</sub>	V <sub>DD</sub>	N/A

Pin	Signal	Wired to:	Serial Resistor
107	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
108	RA[13]	V <sub>DD</sub>	5.6kΩ
109	RA[12]	V <sub>DD</sub>	5.6kΩ
110	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
111	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
112	RA[11]	V <sub>DD</sub>	5.6kΩ
113	RA[10]	V <sub>DD</sub>	5.6kΩ
114	RA[9]	V <sub>DD</sub>	5.6kΩ
115	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
116	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
117	RA[8]	V <sub>DD</sub>	5.6kΩ
118	RA[7]	V <sub>DD</sub>	5.6kΩ
119	RA[6]	V <sub>DD</sub>	5.6kΩ
120	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
121	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
122	RA[5]	V <sub>DD</sub>	5.6kΩ
123	RA[4]	V <sub>DD</sub>	5.6kΩ
124	RA[3]	V <sub>DD</sub>	5.6kΩ
125	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
126	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
127	RA[2]	V <sub>DD</sub>	5.6kΩ
128	RA[1]	V <sub>DD</sub>	5.6kΩ
129	RA[0]	V <sub>DD</sub>	5.6kΩ
130	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
131	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
132	RAPAR	V <sub>DD</sub>	5.6kΩ
133	RASPAR	V <sub>DD</sub>	5.6kΩ
134	DPAR	V <sub>DD</sub>	1kΩ
135	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
136	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
137	SYSCLK	V <sub>DD</sub>	5.6kΩ
138	TDO	V <sub>DD</sub>	5.6kΩ
139	$\overline{\text{TRST}}$	V <sub>SS</sub>	1kΩ
140	TMS	V <sub>DD</sub>	1kΩ
141	TDI	V <sub>DD</sub>	1kΩ
142	TCK	V <sub>DD</sub>	1kΩ

Pin	Signal	Wired to:	Serial Resistor
143	CLK2	V <sub>GEN1</sub>	1kΩ
144	$\overline{\text{DRDY}}$	V <sub>DD</sub>	5.6kΩ
145	DMAAS	V <sub>SS</sub>	1kΩ
146	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
147	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
148	$\overline{\text{DMAGNT}}$	V <sub>DD</sub>	5.6kΩ
149	$\overline{\text{EXMCS}}$	V <sub>DD</sub>	5.6kΩ
150	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
151	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
152	$\overline{\text{DMAREQ}}$	V <sub>DD</sub>	1kΩ
153	$\overline{\text{BUSERR}}$	V <sub>DD</sub>	1kΩ
154	$\overline{\text{BUSRDY}}$	V <sub>DD</sub>	1kΩ
155	$\overline{\text{ROMWRT}}$	V <sub>DD</sub>	1kΩ
156	$\overline{\text{NOPAR}}$	V <sub>SS</sub>	1kΩ
157	$\overline{\text{SYSHALT}}$	V <sub>DD</sub>	1kΩ
158	$\overline{\text{CPUHALT}}$	V <sub>DD</sub>	5.6kΩ
159	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
160	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
161	SYSERR	V <sub>DD</sub>	5.6kΩ
162	SYSAV	V <sub>DD</sub>	5.6kΩ
163	EXTINT[4]	V <sub>DD</sub>	1kΩ
164	EXTINT[3]	V <sub>DD</sub>	1kΩ
165	EXTINT[2]	V <sub>DD</sub>	1kΩ
166	EXTINT[1]	V <sub>DD</sub>	1kΩ
167	EXTINT[0]	V <sub>DD</sub>	1kΩ
168	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
169	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
170	EXTINTACK	V <sub>DD</sub>	5.6kΩ
171	$\overline{\text{IUERR}}$	V <sub>DD</sub>	5.6kΩ
172	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
173	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
174	CPAR	V <sub>DD</sub>	5.6kΩ
175	TXA	V <sub>DD</sub>	5.6kΩ
176	RXA	V <sub>DD</sub>	1kΩ
177	RXB	V <sub>DD</sub>	1kΩ
178	TXB	V <sub>DD</sub>	5.6kΩ

Pin	Signal	Wired to:	Serial Resistor
179	$\overline{\text{IOWR}}$	$V_{DD}$	5.6k $\Omega$
180	$\overline{\text{IOSEL}}[3]$	$V_{DD}$	5.6k $\Omega$
181	$V_{DDO}$	$V_{DD}$	N/A
182	$V_{SSO}$	$V_{SS}$	N/A
183	$\overline{\text{IOSEL}}[2]$	$V_{DD}$	5.6k $\Omega$
184	$\overline{\text{IOSEL}}[1]$	$V_{DD}$	5.6k $\Omega$
185	$\overline{\text{IOSEL}}[0]$	$V_{DD}$	5.6k $\Omega$
186	WRT	$V_{DD}$	5.6k $\Omega$
187	$\overline{\text{WE}}$	$V_{DD}$	5.6k $\Omega$
188	$V_{DDO}$	$V_{DD}$	N/A
189	$V_{SSO}$	$V_{SS}$	N/A
190	RD	$V_{DD}$	5.6k $\Omega$
191	RLDSTO	$V_{DD}$	5.6k $\Omega$
192	LOCK	$V_{DD}$	5.6k $\Omega$
193	DXFER	$V_{DD}$	5.6k $\Omega$
194	$\overline{\text{MEXC}}$	$V_{DD}$	5.6k $\Omega$
195	$V_{DDO}$	$V_{DD}$	N/A
196	$V_{SSO}$	$V_{SS}$	N/A
197	$\overline{\text{RESET}}$	$V_{DD}$	5.6k $\Omega$
198	$\overline{\text{SYSRESET}}$	$V_{GEN2}$	1k $\Omega$
199	BA[1]	$V_{DD}$	5.6k $\Omega$
200	BA[0]	$V_{DD}$	5.6k $\Omega$
201	CB[6]	$V_{SS}$	1k $\Omega$
202	CB[5]	$V_{SS}$	1k $\Omega$
203	$V_{DDO}$	$V_{DD}$	N/A
204	$V_{SSO}$	$V_{SS}$	N/A
205	CB[4]	$V_{SS}$	1k $\Omega$
206	CB[3]	$V_{DD}$	1k $\Omega$
207	CB[2]	$V_{SS}$	1k $\Omega$
208	CB[1]	$V_{DD}$	1k $\Omega$
209	$V_{DDO}$	$V_{DD}$	N/A
210	$V_{SSO}$	$V_{SS}$	N/A
211	CB[0]	$V_{SS}$	1k $\Omega$
212	$\overline{\text{ALE}}$	$V_{DD}$	5.6k $\Omega$
213	$V_{DDI}$	$V_{DD}$	N/A
214	$V_{SSI}$	$V_{SS}$	N/A

Pin	Signal	Wired to:	Serial Resistor
215	$\overline{\text{PROM8}}$	$V_{DD}$	1k $\Omega$
216	$\overline{\text{ROMCS}}$	$V_{DD}$	5.6k $\Omega$
217	$\overline{\text{MEMCS}}[9]$	$V_{DD}$	5.6k $\Omega$
218	$V_{DDO}$	$V_{DD}$	N/A
219	$V_{SSO}$	$V_{SS}$	N/A
220	$\overline{\text{MEMCS}}[8]$	$V_{DD}$	5.6k $\Omega$
221	$\overline{\text{MEMCS}}[7]$	$V_{DD}$	5.6k $\Omega$
222	$\overline{\text{MEMCS}}[6]$	$V_{DD}$	5.6k $\Omega$
223	$\overline{\text{MEMCS}}[5]$	$V_{DD}$	5.6k $\Omega$
224	$\overline{\text{MEMCS}}[4]$	$V_{DD}$	5.6k $\Omega$
225	$\overline{\text{MEMCS}}[3]$	$V_{DD}$	5.6k $\Omega$
226	$V_{DDO}$	$V_{DD}$	N/A
227	$V_{SSO}$	$V_{SS}$	N/A
228	$\overline{\text{MEMCS}}[2]$	$V_{DD}$	5.6k $\Omega$
229	$\overline{\text{MEMCS}}[1]$	$V_{DD}$	5.6k $\Omega$
230	$\overline{\text{MEMCS}}[0]$	$V_{DD}$	5.6k $\Omega$
231	$V_{DDI}$	$V_{DD}$	N/A
232	$V_{SSI}$	$V_{SS}$	N/A
233	$\overline{\text{OE}}$	$V_{DD}$	5.6k $\Omega$
234	$V_{DDO}$	$V_{DD}$	N/A
235	$V_{SSO}$	$V_{SS}$	N/A
236	$\overline{\text{MEMWR}}$	$V_{DD}$	5.6k $\Omega$
237	$\overline{\text{BUFFEN}}$	$V_{DD}$	5.6k $\Omega$
238	DDIR	$V_{DD}$	5.6k $\Omega$
239	$V_{DDO}$	$V_{DD}$	N/A
240	$V_{SSO}$	$V_{SS}$	N/A
241	$\overline{\text{DDIR}}$	$V_{DD}$	5.6k $\Omega$
242	$\overline{\text{MHOLD}}$	$V_{DD}$	5.6k $\Omega$
243	$\overline{\text{MDS}}$	$V_{DD}$	5.6k $\Omega$
244	WDCLK	$V_{SS}$	1k $\Omega$
245	IWDE	$V_{SS}$	1k $\Omega$
246	EWDINT	$V_{SS}$	1k $\Omega$
247	TMODE[1]	$V_{SS}$	1k $\Omega$
248	TMODE[0]	$V_{SS}$	1k $\Omega$
249	DEBUG	$V_{SS}$	1k $\Omega$
250	INULL	$V_{DD}$	5.6k $\Omega$

Pin	Signal	Wired to:	Serial Resistor
251	DIA	V <sub>DD</sub>	5.6kΩ
252	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
253	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
254	FLUSH	V <sub>DD</sub>	5.6kΩ
255	INST	V <sub>DD</sub>	5.6kΩ
256	RTC	V <sub>DD</sub>	5.6kΩ

2.  $f_{GEN2} = f_{GEN1} / 2^{15}$ .

2.7 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE IRRADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+22 ± 3	°C
Input CLK2	V <sub>IN</sub>	V <sub>GEN1</sub> (Note 1)	V
All other Inputs and Outputs	V <sub>IN</sub> , V <sub>OUT</sub>	V <sub>DD</sub> , V <sub>SS</sub> (Note 1)	V
Pulse Voltage	V <sub>GEN1</sub>	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	f <sub>GEN1</sub>	≤ 100 50± 15% Duty Cycle t <sub>r</sub> = t <sub>f</sub> ≤ 500ns	Hz
Positive Supply Voltage V <sub>DDO</sub> , V <sub>DDI</sub>	V <sub>DD</sub>	5(+0.5, -0)	V
Negative Supply Voltage V <sub>SSO</sub> , V <sub>SSI</sub>	V <sub>SS</sub>	0	V

**NOTES:**

1. All Inputs and Outputs shall be connected through a serial protection resistor/load as defined for burn-in with the exception that Pin 198 SYSRESET shall be connected to V<sub>SS</sub> through 1kΩ serial resistor.

2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to, during and on completion of irradiation testing the devices shall successfully meet Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T<sub>amb</sub> = +22 ± 3°C.





The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.