

Pages 1 to 22

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 512K

X 8-BIT, ASYNCHRONOUS STATIC RANDOM ACCESS

MEMORY

BASED ON TYPE 60142

ESCC Detail Specification No. 9301/052

Issue 1 January 2006



Document Custodian: European Space Agency - see https://escies.org



ISSUE 1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2006. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION



TABLE OF CONTENTS

<u>1.</u>	GENERAL	<u>5</u>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	6
1.6	Handling Precautions	6
1.7	Physical Dimensions and Terminal Identification	7
1.7.1	Flat Leaded Multilayer Flat Package (MFP-F36) -36 pins	7
1.8	Functional Diagram	8
1.9	Pin Assignment	9
1.10	Truth Table and Timing Diagrams	10
1.11	Protection Network	13
<u>2.</u>	REQUIREMENTS	<u>13</u>
2.1	General	13
2.1.1	Deviations from the Generic Specification	14
2.1.1.1	Deviations from Screening Tests - Chart F3	14
2.2	Marking	14
2.3	Electrical Measurements at Room, High and Low Temperatures	14
2.3.1	Room Temperature Electrical Measurements	14
2.3.2	High and Low Temperatures Electrical Measurements	20
2.4	Parameter Drift Values	20
2.5	Intermediate and End-Point Electrical Measurements	21
2.6	Power Burn-In Conditions	22
2.7	Operating Life Conditions	22
2.8	Total Dose Radiation Testing	23
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	23
2.8.2	Electrical Measurements for Total Dose Radiation Testing	23
2.0.2	Lieundal measurements for rotal Dose natiation resting	20



GENERAL 1.

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 **APPLICABLE DOCUMENTS**

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 1.3 For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows: Example: xxxxx01R

- Detail Specification Reference: xxxxxxx •
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter : R (as required) •

1.4.2 **Component Type Variants**

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Access Time ns	Case	Terminal Material and /or Finish	Weight max g	Total Dose Radiation Level Letter
01	60142FT	17	MFP-F36	G2	4.5	R [100kRAD(Si)]
02	60142F	15	MFP-F36	G2	4.5	R [100kRAD(Si)]

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.



Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V _{DD}	-0.5 to 4.6	V	Note 1
Input Voltage Variant 01 Variant 02	V _{IN}	-0.5 to 7 -0.5 to 4.6	V	Note 1
Output Voltage Variant 01 Variant 02	V _{OUT}	-0.5 to 7 -0.5 to 4.6	V	Note 1
Input Current	I _{IN}	±10	mA dc	
Output Current	Ι _Ο	20	mA dc	Low condition
Device Power Dissipation (Continuous)	P _D	700	mW	
Operating Temperature Range	T _{op}	-55 to +125	°C	T _{case}
Storage Temperature Range	T _{stg}	-65 to +150	°C	
Soldering Temperature	T _{sol}	+300	°C	Note 2
Junction Temperature	Тj	+175	°C	
Thermal Resistance	R _{th(j-c)}	3	°C/W	

NOTES:

- 1. All voltages are with respect to V_{SS}. Devices are functional for $3V \le V_{DD} \le 3.6V$ Variant 01 is functional for $-0.3V \le V_{IL} \le 0.8V$; $2.2V \le V_{IH} \le 5.5V$ Variant 02 is functional for $-0.3V \le V_{IL} \le 0.8V$; $2.2V \le V_{IH} \le V_{DD} + 0.3V$.
- 2. Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacturing, testing, packaging, shipment and any handling.


Variant 01 is categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2000 Volts and Variant 02 is categorised as Class 3 with a Minimum Critical Path Failure Voltage of 4000 Volts per Basic Specification No. 23800.



1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 Flat Leaded Multilayer Flat Package (MFP-F36) -36 pins

INDEX MARK






Symbols	Dimensio	ons mm	Notes
Symbols	Min	Max	Notes
A	2.29	3.05	
b	0.38	0.51	2
С	0.1	0.18	2
D	-	23.62	
E	11.99	12.4	
E2	8.89	-	
E3	0.76	-	
e	1.27	BSC	3, 4
L	7.75	8.26	2
Q	0.66	1.14	5
S1	0.13	-	
Ν	36	6	



NOTES:

- 1. Index mark: a notch or pin 1 identification mark shall be located adjacent to pin 1.
- 2. All terminals.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. 34 spaces.
- 5. Dimension Q shall be measured at the point of exit of the lead from the body.

1.8 <u>FUNCTIONAL DIAGRAM</u>





1.9 <u>PIN ASSIGNMENT</u>

Pin	Function
1	A0 Input (Address)
2	A1 Input (Address)
3	A2 Input (Address)
4	A3 Input (Address)
5	A4 Input (Address)
6	CS Input (Chip Select)
7	I/O1 Input/Output (Data)
8	I/O2 Input/Output (Data)
9	V _{DD}
10	V _{SS}
11	I/O3 Input/Output (Data)
12	I/O4 Input/Output (Data)
13	W Input (Write Enable)
14	A5 Input (Address)
15	A6 Input (Address)
16	A7 Input (Address)
17	A8 Input (Address)
18	A9 Input (Address)
19	-
20	A10 Input (Address)
21	A11 Input (Address)
22	A12 Input (Address)
23	A13 Input (Address)
24	A14 Input (Address)
25	I/O5 Input/Output (Data)
26	I/O6 Input/Output (Data)
27	V _{DD}
28	V _{SS}
29	I/O7 Input/Output (Data)
30	I/O8 Input/Output (Data)
31	OE Input (Output Enable)
32	A15 Input (Address)
33	A16 Input (Address)
34	A17 Input (Address)




Pin	Function
35	A18 Input (Address)
36	-

1.10 TRUTH TABLE AND TIMING DIAGRAMS


1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant, Z = High Impedance

Inputs			Inputs/Outputs	Mode
CS	W	ŌĒ		
Н	Х	Х	Z	Deselect/Power down
L	Н	L	Data out	Read
L	L	Х	Data in	Write
L	Н	Н	Z	Output disable


Data Retention



Write Cycle 1: \overline{W} controlled \overline{OE} High during Write








Write Cycle 2: \overline{W} controlled \overline{OE} Low

Write Cycle 3: \overline{CS} Controlled (1).




NOTES:

The internal write time of the memory is defined by the overlap of CS Low and W Low. Both signals
must be activated to initiate a write and either signal can terminate a write by going in active mode.
The data input setup and hold timing should be referenced to the active edge of the signal that
terminates the write.


Data out is high impedance if $\overline{OE}=V_{IH}$.



Read Cycle 1: Address controlled $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{W} = V_{IH}$




Read Cycle 2: \overline{CS} controlled $\overline{W} = V_{IH}$




1.11 PROTECTION NETWORK

Variant 01

Equivalent of Each Input




Equivalent of Each Output




R = 500ohms









R = 500 ohms

2. REQUIREMENTS

GENERAL 2.1

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

- 2.1.1 **Deviations from the Generic Specification**
- Deviations from Screening Tests Chart F3 2.1.1.1
 - (a) High Temperature Reverse Bias Burn-in shall not be performed.

MARKING 2.2

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.



2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u> Electrical measurements shall be performed at room, high and low temperatures.

2.3.1 <u>Room Temperature Electrical Measurements</u>

The measurements shall be performed at T_{case}=+22 \pm 3°C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	Limits	
		Test Method	Note 1	Min	Max	1
Functional Test 1	-	3014	Verify Truth Table Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table Note 2	-	-	-
Functional Test 3	-	3014	Verify Truth Table Note 2	-	-	-
Functional Test 4	-	3014	Verify truth table Note 2	-	-	-
Input Clamp Voltage, to V _{SS}	V _{IC}	3008	I _{IN} (Under Test)= -100μA, All Other Pins Open V _{DD} = Open,V _{SS} =0V	-0.2	-2	V
Low Level Input Current	IIL	3009	V _{IN} (Under Test)=0V V _{IN} (Remaining Inputs)=3.6V V _{DD} =3.6V, V _{SS} =0V	-	-1	μA
High Level Input Current	Iн	3010	$\label{eq:Variant 01} Variant 01 \\ V_{IN}(Under Test)=3.6V \\ V_{IN}(Under Test)=5.5V \\ V_{IN}(Remaining \\ Inputs)=0V \\ V_{DD}=3.6V, V_{SS}=0V \\ \end{array}$	-	1 10	μΑ
			Variant 02 V _{IN} (Under Test)=3.6V V _{IN} (Remaining Inputs)=0V V _{DD} =3.6V, V _{SS} =0V	-	1	-
Output Leakage Current, Third State, Low Level Applied	I _{OZL}	3020	$ \begin{array}{l} V_{\text{IN}}(\overline{\text{WE}}, \overline{\text{OE}}) = 3V \\ V_{\text{IN}}(\overline{\text{CS}}) = 0V \\ V_{\text{IN}}(\text{Output}) = 0V, \\ V_{\text{DD}} = 3.6V, V_{\text{SS}} = 0V \end{array} $	-	-1	μA



ISSUE 1

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	Limits	
		Test Method	Note 1	Min	Max	-
Output Leakage Current, Third State, High Level Applied	I _{ОZH}	3021	$\begin{array}{l} \text{Variant 01} \\ \text{V}_{\text{IN}}(\overline{\text{WE}}, \overline{\text{OE}}) = 3\text{V} \\ \text{V}_{\text{IN}}(\overline{\text{CS}}) = 0\text{V} \\ \text{V}_{\text{IN}}(\text{Output}) = 3.6\text{V} \\ \text{V}_{\text{IN}}(\text{Output}) = 5.5\text{V} \\ \text{V}_{\text{DD}} = 3.6\text{V}, \text{V}_{\text{SS}} = 0\text{V} \end{array}$	-	1 10	μA
			$\begin{array}{c} \text{Variant 02} \\ \text{V}_{\text{IN}}(\overline{\text{WE}}, \overline{\text{OE}}) = 3\text{V} \\ \text{V}_{\text{IN}}(\overline{\text{CS}}) = 0\text{V} \\ \text{V}_{\text{IN}}(\text{Output}) = 3.6\text{V} \\ \text{V}_{\text{DD}} = 3.6\text{V}, \text{V}_{\text{SS}} = 0\text{V} \end{array}$	-	1	
Low Level Output Voltage	V _{OL}	3007	$V_{IL}=0.8V, V_{IH}=2.2V$ $I_{OL}(Variant 01)=6mA$ $I_{OL}(Variant 02)=8mA$ $V_{DD}=3V, V_{SS}=0V$	-	0.4	V
High Level Output Voltage	V _{OH}	3006	V _{IL} =0.8V, V _{IH} =2.2V I _{OH} =-4mA, V _{DD} =3V, V _{SS} =0V	2.4	-	V
Stand-by Supply Current	I _{DDSB}	3005	$\begin{array}{c} V_{IL} = 0.8V, \ V_{IH} = 2.2V \\ V_{IN}(\overline{CS}) = 2.2V \\ V_{DD} = 3.6V, \ V_{SS} = 0V \end{array}$	-	2.5	mA
Stand-by Supply Current 1	I _{DDSB1}	3005	V _{IL} =0.8V, V _{IH} =2.2V V _{IN} (CS)=3.3V V _{DD} =3.6V, V _{SS} =0V Note 3	-	2	mA
Dynamic Operating Current	I _{DDOP}	3005	$\begin{array}{l} V_{\rm IN}(\overline{\rm W},\overline{\rm OE}){=}2.2V\\ V_{\rm IN}({\rm Remaining}\\ {\rm Inputs}){=}V_{\rm SS} \mbox{ or }V_{\rm DD}\\ I_{\rm OUT}{=}0{\rm mA}\\ V_{\rm DD}{=}3.6V, \mbox{ V}_{\rm SS}{=}0V\\ {\rm Variant}\ 01\ f{=}59{\rm MHz}\\ {\rm Variant}\ 02\ f{=}67{\rm MHz} \end{array}$	-	170 180	mA
Data Retention Current	I _{DDDR}	3005	$ \begin{array}{l} V_{IN}(\overline{CS}) = 2V \\ V_{IN}(\text{Remaining} \\ \text{Inputs}) = V_{SS} \text{ or } V_{DD} \\ V_{DD} = 2V, \ V_{SS} = 0V \\ \text{Note 3} \end{array} $	-	1.5	mA
V _{DD} for Data Retention	V _{DDDR}	-	Note 4	2	-	V
Input Capacitance	C _{IN}	3012	V _{IN} =V _{SS} =0V V _{DD} = 3.3V f= 1MHz, Note 8	-	12	pF
Output Capacitance	C _{OUT}	3012	V _{IN} =V _{SS} =0 V _{DD} = 3.3V f= 1MHz, Note 8	-	12	pF



ISSUE 1

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Read Cycle Time	t _{AVAV}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 2, 5 Variant 01 Variant 02	17 15	-	ns
Address Access Time	t _{AVQV}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 2, 6 Variant 01 Variant 02	-	17 15	ns
Address Valid to Low Z	t _{AVQX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 2, 5	5	-	ns
Write Cycle Time	t _{AVAW}	3003	V _{DD} =3V, V _{SS} =0V Notes 2. 5 Variant 01 Variant 02	17 15	-	ns
Address Set-up Time	t _{AVWL}	3003	V _{DD} =3V &3.6V, V _{SS} =0V Notes 2, 5	0	-	ns
Address Valid to End of Write	t _{AVWH}	3003	V _{DD} =3V, V _{SS} =0V Notes 2, 5	8	-	ns
Data Set-up Time	t _{DVWH}	3003	V _{DD} =3V, V _{SS} =0V Notes 2, 5	7	-	ns
CS Low to Write End	t _{ELWH}	3003	V _{DD} =3V, V _{SS} =0V Notes 2, 5	12	-	ns
Write Low to High Z	t _{WLQZ}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 7 Variant 01	-	7	ns
Write Pulse Width	t _{WLWH}	3003	Variant 02 V _{DD} =3V, V _{SS} =0V Notes 2, 6	8	6	ns
Address Hold from To End of Write	t _{WHAX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 2, 5	0	-	ns
Data Hold Time	t _{WHDX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 2, 5	0	-	ns
Write High to Low Z	t _{WHQX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Note 7	3	-	ns



ISSUE 1

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
CS Access Time	t _{ELQV}	3003	V _{DD} =3V, V _{SS} =0V Notes 2, 6 Variant 01 Variant 02	-	17 15	ns
CS Low to Low Z	t _{ELQX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 7	5	-	ns
CS High to High Z	t _{EHQZ}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 7 Variant 01 Variant 02	-	7 6	ns
Output Enable Access Time	t _{GLQV}	3003	V _{DD} =3V, V _{SS} =0V Notes 2, 5 Variant 01 Variant 02	-	8 6	ns
OE Low to Low Z	t _{GHQX}	3003	V _{DD} =3V & 3.6V, V _{SS} =0V Notes 7	2	-	ns
OE High to High Z	t _{GHQZ}	3003	V _{DD} =3V, V _{SS} =0V Notes 7 Variant 01 Variant 02	-	6 5	ns

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not



2.

PAGE 18

ISSUE 1

under test shall be $V_{\rm IN}$ = $V_{\rm SS}$ or $V_{\rm DD}$ and outputs not under test shall be open. Functional go-no-go test with the following test sequences:

FUNCTIONAL TEST 1

Pattern	Timing (ns) Note (a)	V _{DD} (V)	V _{SS} (V)	V _{IL} (V)	V _{IH} (V)	I _{OL} (mA)	I _{OH} (mA)	V _{out comp} (V)
March	100	3 and 3.6	0	0	3	0.5	-0.5	1.5
Checkerboard	100	3 and 3.6	0	0	3	0.5	-0.5	1.5
Imag	100	3 and 3.6	0	0	3	0.5	-0.5	1.5
Genbl	100	3	0	0	3	0.5	-0.5	1.5

FUNCTIONAL TEST 2

Pattern	Timing (ns) Note (a)	V _{DD} (V)	V _{SS} (V)	V _{IL} (V)	V _{IH} (V)	I _{OL} (mA)	I _{OH} (mA)	V _{out comp} (V)
March	100	3.6	0	-0.3	Variant 01=5.5 Variant 02=3.9	0.5	-0.5	1.5
March	100	3	0	-0.3	3.3	0.5	-0.5	1.5
March	100	3.6	0	0	2.2	0.5	-0.5	1.5
March	100	3	0	0.8	0	0.5	-0.5	1.5

FUNCTIONAL TEST 3

Pattern	Timing (ns) Note (a)	V _{DD} (V)	V _{SS} (V)	V _{IL} (V)	V _{IH} (V)	I _{OL} (mA)	I _{OH} (mA)	V _{out comp} (V)
March	100	3	0	0	3	Variant 01 =6 Variant 02 = 8	-4	Note (b)

Vout comp Pattern Timing V_{DD} V_{SS} VIL VIH I_{OL} I_{OH} (V) (mĀ) (ns) (V) (V) (V) (mA) (V) Note (a) March 3 and 3.6 80 0 0 3 0.5 -0.5 1.5 3 and 3.6 Comarch 80 0 0 3 0.5 -0.5 1.5 80 3 and 3.6 0 0 3 0.5 -0.5 1.5 Imag Checkerboard 80 3 and 3.6 0 0 3 0.5 -0.5 1.5

FUNCTIONAL TEST 4

(a) A write cycle is followed by a read cycle. The time between start of write and start of read per



the truth table is the specified timing parameter. $t_r=t_f=5ns$ maximum.

- (b) 0.4V for low output level, 2.4V for high output level.
- (c) Output load 1 TTL gate equivalent $+C_L < 30 pF$.
- Measurements are performed with the memory loaded with a background of zeros, then with a 3. background of ones, for all inputs High, then Low. Only the worst case is recorded...
- Data retention procedure: 4.
 - (a) Write memory at $V_{DD} = 3V$ with CHECKBOARD pattern with $V_{IL} = 0V$ and $V_{IH} = 3V$.

 - (b) Power down to $V_{DD} = 2V$ for 250ms, $V_{IN}(\overline{CS})=1.8V$ (c) Restore V_{DD} to 3V, wait t_{R} (operation recovery time), read memory and compare with original pattern.
 - (a) Repeat the procedure with CHECKERBOARD pattern.
 - (d) $t_{\rm R} = 17$ ns for variant 01 and 15ns for variant 02.
 - (e) During power up and power down transitions, $V_{IN}(\overline{CS}) \ge V_{DD}$ -0.2V, $V_{IN}(Remaining Inputs) \le$ 0.2V or \geq V_{DD}-0.2V.
- Parameter tested go-no-go during Functional Test 4. 5.
- Parameter measured during Functional Test 4 using pattern March at 3V and 3.6V. 6.
- 7. Guaranteed with output loading 5pF but not tested.
- 8 Guaranteed but not tested.

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at T_{case} =+125 (+0 -5) °C and T_{amb} =- 55(+5 -0)°C. The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

PARAMETER DRIFT VALUES 2.4

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.



Characteristics	Symbols		Limits			
		Drift	Abs	Absolute		
		Value Δ	Min	Max		
Low Level Input Current	١ _{١L}	±0.1	-	-1	μΑ	
High Level Input Current Variant 01	IIH				μA	
V _{IN} =3.6V		±0.1	-	1		
V _{IN} =5.5V		±1	-	10		
Variant 02		±0.1	-	1		
Output Leakage Current, Third State Low Level Applied	I _{OZL}	±0.1	-	-1	μA	
Output Leakage Current, Third State High Level Applied Variant 01	I _{ОZH}				μΑ	
V _{IN} (Output)=3.6V		±0.1	-	1		
V _{IN} (Output)=5.5V		±1	-	10		
Variant 02		±0.1	-	1		
Low Level Output Voltage	V _{OL}	±0.1	-	0.4	V	
High Level Output Voltage	V _{OH}	±0.1	2.4	-	V	
Stand-by Supply Current	I _{DDSB}	±0.25	-	2.5	mA	
Stand-by Supply Current 1	I _{DDSB1}	±0.2	-	2	mA	
Data Retention Current	I _{DDDR}	±0.15	-	1.5	mA	

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 ±3°C. The characteristics, test methods, conditions and limits shall be as specified for Room Temperature Electrical Measurements .




2.6 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{case}	125 (+0 -5)	Oo
Input CS	V _{IN}	V _{SS}	V
Inputs A0 to A18	V _{IN}	V _{GEN(S3)} to V _{GEN(S21)} (Note 1)	V
Input OE	V _{IN}	V _{GEN(S1)} (Note 2)	V
Input W	V _{IN}	V _{GEN(S2)} (Note 2)	V
Inputs/Outputs I/O1, I/O3, I/O5, I/O7	V _{IN}	V _{GEN(S22)} (Note 1)	V
Inputs/Outputs I/O2, I/O4, I/O6, I/O8	V _{IN}	V _{GEN(S23)} (Note 1)	V
Pulse Voltage	V _{GEN}	0V to V _{DD}	V
Pulse Frequency Square Wave	f _{GEN(S3)}	330 ±20%	kHz
Positive Supply Voltage	V _{DD}	3.7 ±0.1	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

1.
$$f_{\text{GEN}(Sn)} = \frac{1}{2} f_{\text{GEN}(Sn-1)}$$
 for n > 3

2. Control Input.



3. Input and Output protection resistor/load = $1k\Omega$.

2.7 <u>OPERATING LIFE CONDITIONS</u> The conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE RADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing
 Continuous bias shall be applied during irradition testing as specified below.
 The total dose level applied shall be as specified in the component type variant information herein or in



the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+22±3	°C
Inputs/Outputs I/O1 to I/O8	V _{IN/OUT}	Open	V
Inputs A0 to A18, \overline{OE} , \overline{W} Variants 01 Variants 02	V _{IN}	5.5(+0-0.1) 3.6(+0-0.1)	V
Input CS	V _{IN}	V _{SS}	V
Positive Supply Voltage	V _{DD}	3.6 (+0-0.1)	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

1. Input protection resistors = $10k\Omega$.

2.8.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to, during and on completion of irradiation testing the devices shall successfully meet Room Temperature Electrical Measurements specified herein.

Unless otherwise specified the measurements shall be performed at $T_{amb} = 22\pm3$ °C.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.