

Pages 1 to 24

CHARGE COUPLED DEVICES, SILICON, PHOTOSENSITIVE,

FRONT ILLUMINATED, 512 X 512 IMAGE AREA, FRAME

TRANSFER

BASED ON TYPE CCD57-10

ESCC Detail Specification No. 9610/005

| Issue 1 | December 2010 |
|---------|---------------|
| | |



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2010. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

| DCR No. | CHANGE DESCRIPTION |
|---------|--------------------|
| | |



ISSUE 1

TABLE OF CONTENTS

| <u>1.</u> | GENERAL | <u>5</u> |
|------------|---|-----------|
| 1.1 | Scope | 5 |
| 1.2 | Applicable Documents | 5 |
| 1.3 | Terms, Definitions, Abbreviations, Symbols and Units | 5 |
| 1.4 | The ESCC Component Number and Component Type Variants | 5 |
| 1.4.1 | The ESCC Component Number | 5 |
| 1.4.2 | Component Type Variants | 5 |
| 1.5 | Maximum Ratings | 5 |
| 1.6 | Handling Precautions | 6 |
| 1.7 | Physical Dimensions and Terminal Identification | 7 |
| 1.7.1 | Dual-in-Line Package (DIP) - 24 Pin | 7 |
| 1.7.2 | Geometrical References | 9 |
| 1.8 | Functional Diagram | 10 |
| 1.9 | Pin Assignment | 11 |
| 1.10 | Timing Diagrams | 12 |
| 1.11 | Input Protection Network | 14 |
| 1.12 | Materials and Finishes | 14 |
| <u>2.</u> | REQUIREMENTS | <u>15</u> |
| 2.1 | General | 15 |
| 2.1.1 | Deviations from the Generic Specification | 15 |
| 2.1.1.1 | Devations from Production Control | 15 |
| 2.1.1.2 | Deviations from Qualification and Periodic Tests - Chart F4 | 15 |
| 2.1.1.3 | Deviations from Data Documentation Report | 15 |
| 2.2 | Marking | 15 |
| 2.3 | Electrical Measurements at Reference, High and Low Temperatures | 16 |
| 2.3.1 | Reference Temperature Electrical Measurements | 16 |
| 2.3.2 | High and Low Temperatures Electrical Measurements | 17 |
| 2.3.3 | Notes to Electrical Measurement Tables | 17 |
| 2.4 | Parameter Drift Values | 18 |
| 2.5 | Intermediate and End-Point Electrical Measurements | 19 |
| 2.6 | Burn-in Conditions | 21 |
| 2.7 | Operating Life Conditions | 21 |
| 2.8 | Total Dose Radiation Testing | 21 |
| 2.8.1 | Bias Conditions and Total Dose Level for Total Dose Radiation Testing | 21 |
| 2.8.2 | Electrical Measurements for Total Dose Radiation Testing | 22 |
| APPENDIX A | | 24 |



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical, electro-optical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9020.
- (b) ESCC 25000, Electro-optical Test Methods for Charge Coupled Devices.
- (c) MIL-STD-883, Test Methods and Procedures for Microelectronics.
- 1.3 <u>TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS</u> For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 <u>The ESCC Component Number</u>

The ESCC Component number shall be constituted as follows:

Example: 961000501D

- Detail Specification Reference: 9610005
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: D (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

| Variant Number | Based on Type | Reference Temperature T _{ref} (°C) | Case | Weight max (g) | Total Dose Radiation Level Letter |
|-------------------|----------------|---|------|-------------------|---|
| 01 | CCD57-10-*-B19 | -30 | DIP | 10 | D [10kRAD(Si)] |

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.



ISSUE 1

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

| Characteristics | Symbols | Maximum Ratings | Units | Remarks |
|-------------------------------|------------------|-----------------|--------|------------|
| Input Voltage | V _{IN} | -20 to +20 | V | Notes 1, 3 |
| Input Voltage | V _{IN} | -0.3 to +25 | V | Notes 2, 3 |
| Input Voltage, Pin OD | V _{IN} | -0.3 to +35 | V | Notes 3, 4 |
| Output Voltage, Pin OS | V _{OUT} | -0.3 to +25 | V | Notes 3, 4 |
| Operating Temperature Range | T _{op} | -55 to +50 | °C | Note 5 |
| Storage Temperature Range | T _{stg} | -55 to +125 | °C | |
| Rate of Change of Temperature | - | 5 | °C/min | Note 6 |

NOTES:

- 1. For input pins ΦR, IΦn, RΦn, SΦn, DG, OG, ABG.
- 2. For input pins RD, ABD.
- 3. With respect to V_{SS}.
- 4. Maximum voltage applied between OD and OS shall not exceed $\pm 15V$.
- 5. Device is functional for -55≤T_{op}≤+125^oC but with degraded performance. Parameters are not guaranteed in this temperature range.
- 6. Rate of change of temperature is applicable over the operating and storage temperature ranges.

1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800.



1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 Dual-in-Line Package (DIP) - 24 Pin





| Symbol | Dimens | Notes | |
|--------|----------|-------|---|
| | Min. | Max. | |
| A | 29.64 | 30.24 | |
| В | 22.61 | 23.11 | |
| С | 2.43 | 2.97 | |
| D | 15.5 | 15.6 | |
| E | 13.1 | 13.2 | |
| F | 0.55 | 1.55 | 1 |
| G | 22.36 | 22.86 | |
| Н | 27.81 | 28.07 | 2 |
| J | 0.41 | 0.51 | 3 |
| К | 5.6 Nom. | | 3 |
| L | 2.54 | 4, 5 | |
| М | 1.9 | 2.1 | |

NOTES:

- 1. Dimension is to nominal CCD image plane.
- 2. 2 places.
- 3. All terminals.
- 4. 22 spaces.
- 5. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within 0.13mm of its true longitudinal position relative to Pin 1.



1.7.2 <u>Geometrical References</u>



NOTES:

- 1. Angular alignment, CCD Reference marks to X datum edge of package = $90\pm0.5^{\circ}$.
- 2. The CCD is positioned within the package to a tolerance of ± 0.2 mm. Details of the CCD position/alignment are shown below.



Output Drains

1.8

ISSUE 1







1.9 <u>PIN ASSIGNMENT</u>

| Pin | Function |
|-----|--|
| 1 | ABD Input (Anti-Blooming Drain) |
| 2 | I Φ 3 Input (Image Section Clock) |
| 3 | I Φ 2 Input (Image Section Clock) |
| 4 | I Φ 1 Input (Image Section Clock) |
| 5 | OG Input (Output Gate) |
| 6 | OSL Output (Output Transistor Source - Left Amplifier) |
| 7 | V _{SS} (Substrate Bias) |
| 8 | ΦR Input (Output Reset Pulse) |
| 9 | R |
| 10 | R |
| 11 | OD Input (Output Transistor Drain) |
| 12 | - |
| 13 | - |
| 14 | RD Input (Reset Transistor Drain) |
| 15 | R |
| 16 | R |
| 17 | R |
| 18 | V _{SS} (Substrate Bias, Ground) |



| Pin | Function |
|-----|---|
| 19 | OSR Output (Output Transistor Source - Right Amplifier) |
| 20 | DG Input (Dump Gate) |
| 21 | S |
| 22 | S |
| 23 | S |
| 24 | ABG Input (Anti-Blooming Gate) |

1.10 <u>TIMING DIAGRAMS</u>

Frame Transfer Clock Diagram

Detail of Frame Transfer - Image to Store.









Operation of CCD Dump Gate for Single Line Dumping Detail of Vertical Line Transfer - Single Line Dump.





Drive Pulse Waveforms



NOTES:

- 1. Pulses should be symmetrical and overlap at 50% points, as shown.
- 2. Rise and fall times (t_r, t_f), 10 to 90%, are defined in Note 2 of Notes to Electrical Measurement Tables herein.

1.11 INPUT PROTECTION NETWORK Inputs IΦn, RΦn, SΦn, ΦR, OG, DG and ABG are protected as shown:



1.12 MATERIALS AND FINISHES

- (a) CCD Package The CCD package shall be of mulitlayered co-fired aluminium oxide construction.
- (b) Input Window/Lid Seal None.
- (c) Terminal Material and Finish The terminal material shall be Type G in accordance with ESCC Basic Specification No. 23500. The terminal finish shall be gold, thickness 1.524μm min over nickel, thickness 1.27μm min, 8.89μm



max.

2. <u>REQUIREMENTS</u>

2.1 <u>GENERAL</u>

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

- 2.1.1 Deviations from the Generic Specification
- 2.1.1.1 Devations from Production Control
 - (a) Rebonding of wire bonds is permitted as defined:
 - No more than three rebonds are permitted anywhere on any one device. No bondlink may be reworked more than once; ie there may be no more than two bond feet, or attempted bond feet, on any bond pad, whether chip or package. No more than two adjacent bond pads, on chip or package, may be subjected to rebonding.
- 2.1.1.2 Deviations from Qualification and Periodic Tests Chart F4
 - (a) Permanence of Marking shall not be performed.
 - (b) Operating Life. For Periodic Tests, the duration shall be 1000 hours, with electrical measurements performed in accordance with Intermediate and End-Point Electrical Measurements herein at 0 and 1000 ±48 hours.

2.1.1.3 Deviations from Data Documentation Report

(a) Special In-Process Controls data shall be held by the manufacturer and not delivered.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.



2.3 <u>ELECTRICAL MEASUREMENTS AT REFERENCE, HIGH AND LOW TEMPERATURES</u> Electrical measurements shall be performed at reference, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 <u>Reference Temperature Electrical Measurements</u>

Unless otherwise specified the measurements shall be performed at $T_{ref} \pm 3^{o}C$.

| Characteristics | Symbols | ESCC 25000 | Test Conditions | Limits | | Units | |
|--|---------------------|--------------------------|---|----------------|-------------|------------------|--|
| | | Test Method Para. | | Min | Max | | |
| Leakage Current on Input Gates | ι | 5.1 | $V_{IN}(Input Gates)=15V$ $V_{IN}(Remaining$ $Inputs)=0V$ $V_{OUT}=0V$ $V_{SS}=0V$ $T_{amb}=+21\pm3^{o}C$ | - | 10 | nA | |
| Charge to Voltage Conversion Factor | CVF | 6.18 | Notes 1, 2 | 4 | 7 | μV/e | |
| Temporal Noise | V _N | 6.4 | No illumination Notes 1, 2 Pixel frequency=18.5kHz | - | 4 | e _{RMS} | |
| Full Well Capacity (Image Section) | V _{SAT-IM} | 6.7(a): Global Method | Uniform illumination Notes 1, 2 | 65 Note 3 | - | ke | |
| Average Dark Signal | DS _{AV} | 6.20 | Notes 1, 2 | - | 125 | e/pixel/s | |
| Dark Signal Non- uniformity | DSNU | 6.21 | Notes 1, 2 | - | 15 | e/pixel/s | |
| Quantum Efficiency | QE | 6.19 | Uniform illumination Notes 1, 2, 4 Wavelength= 500nm 650nm 900nm | 15 38 18 | - - - | % | |
| Photo Response Non-uniformity | PRNU | 6.14 | Uniform illumination Notes 1, 2 Wavelength= 650nm | - | 4 | % | |
| Photo Response Defects Pixels Columns | - | - | Notes 1, 2, 5 (Identified from the data frame of the measurement of PRNU) | - | 10 1 | - | |
| Defects in Darkness Pixels Columns | - | - | Notes 1, 2, 6 | - | 15 0 | - | |



ISSUE 1

| Characteristics | Symbols ESCC 25000 Test Conditions | | Limits | | Units | |
|-------------------------|------------------------------------|-------|------------|-----|-------|----|
| | | Para. | | Min | Max | |
| Power Supply Current | I _{OD} | 5.3 | Notes 1, 2 | - | 10 | mA |

2.3.2 <u>High and Low Temperatures Electrical Measurements</u> The measurements shall be performed at temperatures defined below.

| Characteristics | Symbols ESCC 2500 | | Test Conditions | Limits | | Units |
|--|-------------------|-----------------------|--|--------|----------|-------|
| | | l est Method Para. | Note / | Min | Max | |
| Charge to Voltage Conversion Factor | CVF | 6.18 | Notes 1, 2 T _{amb} =-55 (+5 -0) ^o C | 4 | 7 | μV/e |
| Power Supply Current | I _{OD} | 5.3 | Notes 1, 2 T _{amb} =+50 (+0 -5) ^o C T _{amb} =-55 (+5 -0) ^o C | - | 10 10 | mA |

2.3.3 Notes to Electrical Measurement Tables

1. The CCD shall be biased as follows during electro-optical tests:

| Parameter | Symbol | Conditions | Unit |
|------------------------|------------------|------------|------|
| Output Amplifier Drain | V _{OD} | 30(+2, -3) | V |
| Reset Drain Bias | V _{RD} | 18(+3, -1) | V |
| Substrate Bias | V _{SS} | 9±2 | V |
| Output Gate Bias | V _{OG} | 3±2 | V |
| Anti-Blooming Drain | V _{ABD} | 19(+5, -2) | V |
| Anti-Blooming Gate | V _{ABG} | 0(+5, -0) | V |

2. All Clock Low Levels taken as 0±0.5V, except Readout Clock Low =1±0.5V. Readout frequency \sim 34kHz (except for Noise measurement \sim 18.5kHz), External Load Resistance on test camera \sim 5.6k Ω .

| Clock Description | Parameter | Conditions | Unit |
|-------------------|--------------------|------------|------|
| Image Clocks IΦn | High Level | 12(+3 -2) | V |
| | Line Transfer Time | ≥ 1 | μs |
| | Pulse Width | 35 TYPICAL | |
| | Rise/Fall Times | ≥ 100 | ns |
| | Overlap | ≥ 90 | % |



ISSUE 1

| Clock Description | Parameter | Conditions | Unit |
|-----------------------|--------------------|------------|------|
| Store Clocks S | High Level | 12(+3 -2) | V |
| | Line Transfer Time | ≥ 1 | μs |
| | Pulse Width | 35 TYPICAL | |
| | Rise/Fall Times | ≥ 100 | ns |
| | Overlap | ≥ 90 | % |
| Readout Clocks RΦn | High Level | 11(+4 -1) | V |
| | Rise/Fall Times | ≥ 50 | ns |
| | Overlap | 100 | % |
| Reset Pulse | High Level | 12(+3 -2) | V |
| | Rise/Fall Times | ≥ 50 | ns |
| Dump Gate DG | High Level | 14(+1 -4) | V |

- The actual Full Well Capacity achievable is dependent upon the bias applied to the V_{ABD} terminal 3. (Anti-Blooming Drain) of the device. It is noted that in the event of a significant shift in the device internal threshold voltage due to irradiation, it may be necessary to reoptimise the anti-blooming bias conditions to maintain well capacity.
- The average response of the complete normal image area shall be measured. The average signal 4. shall be approximately 50% of the measured full well capacity.
- 5. Photo response defect pixels are those whose signal is more than 20% below the mean signal level of all of the pixels. Column defects are defined as those columns with \geq 10 defective pixels.
- 6. Defects in darkness pixels are defined as pixels with signals above a pre-defined theshold when the device is un-illuminated. Column defects are defined as those columns with ≥ 10 defective pixels. The threshold for defect counting is set to be 25 times the maximum specified mean dark signal at the reference temperature.
- Read and record measurements shall be performed on a sample of 5 components with 0 failures 7. allowed. Alternatively a 100% inspection may be performed.

PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{ref}±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Reference Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

2.4



ISSUE 1

| Characteristics | Symbols | | Limits | | Units |
|--------------------------------|------------------|--------------------|----------|-----|-----------|
| | | Drift | Absolute | | |
| | | Δ | Min | Max | |
| Leakage Current on Input Gates | ΙL | ±1 or (1) ±100% | - | 10 | nA |
| Average Dark Signal | DS _{AV} | ±100% | - | 125 | e/pixel/s |

NOTES:

1. Whichever is the greater, referred to the initial value.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{ref} \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Reference Temperature Electrical Measurements.



ISSUE 1

| Characteristics | Symbols | Limits | | Units | |
|--|---------------------|--------------------|----------|---------|------------------|
| | | Drift | Absolute | | |
| | | Value | Min | Max | |
| | | (Note 2) | | | |
| Leakage Current on Input Gates | ١L | ±1 or (1) ±100% | - | 10 | nA |
| Charge to Voltage Conversion Factor | CVF | _ | 4 | 7 | μV/e |
| Temporal Noise | V _N | - | - | 4 | e _{RMS} |
| Full Well Capacity (Image Section) | V _{SAT-IM} | - | Note 4 | | ke |
| Average Dark Signal | DS _{AV} | _ | - | 125 | e/pixel/s |
| Dark Signal Non-uniformity | DSNU | _ | - | 15 | e/pixel/s |
| Quantum Efficiency (Note 3) | QE | | | | % |
| Wavelength = 500nm | | - | 15 | - | |
| Wavelength = 650nm | | - | 38 | - | |
| Wavelength = 900nm | | - | 18 | - | |
| Photo Response Non-uniformity (Note 3) | PRNU | - | - | 4 | % |
| Wavelength = 650nm | | | | | |
| Photo Response Defects (Note 3) Pixels Columns | - | - | - | 10 1 | |
| Defects in Darkness | - | | | | |
| Pixels | | - | - | 15 | |
| Columns | 1 | - | - | 10 | |
| Power Supply Current | IOD | - | - | 10 | mA |

NOTES:

- 1. Whichever is the greater, referred to the initial value.
- 2. The drift values (Δ) are applicable to the Operating Life test only.
- 3. These parameters are not measured as part of the Mechanical and Environmental subgroups of Chart F4 of ESCC Generic Specification No. 9020.
- The limit for qualification and qualification maintenance is 65ke minimum. Measurements made during Lot Verification Testing are for information only. The V_{ABD} bias may require resetting to optimise the Full Well Capacity after Operating Life.



ISSUE 1

2.6 BURN-IN CONDITIONS

| Characteristics | Symbols | Test Conditions | Unit |
|-------------------------------|-------------------|--------------------------|-------|
| Case Temperature | T _{case} | +125(+0 -5) | °C |
| Output Transistor Drain Bias | V _{OD} | 24 | V |
| Anti-Blooming Drain Bias | V _{ABD} | 12 | V |
| Reset Transistor Drain Bias | V _{RD} | | |
| Dump Gate Bias | V _{DG} | V _{X0} (Note 3) | V |
| Anti-Blooming Gate Bias | V _{ABG} | | |
| Image Section Clock | V _{IΦ3} | V _{X1} (Note 3) | V |
| Readout Register Clock | V _{RΦ3} | | |
| Storage Section Clock | $V_{S\Phi3}$ | | |
| Image Section Clock | V _{IΦ1} | V _{X2} (Note 3) | V |
| Readout Register Clocks | $V_{R\Phi 2L}$ | | |
| | $V_{R\Phi 2R}$ | | |
| Storage Section Clock | V _{SΦ1} | | |
| Output Reset Pulse | $V_{\Phi R}$ | | |
| Output Gate Bias | V _{OG} | V _{X3} (Note 3) | V |
| Image Section Clock | V _{IΦ2} | | |
| Storage Section Clock | V _{SΦ2} | | |
| Readout Register Clocks | $V_{R\Phi 1L}$ | | |
| | $V_{R\Phi 1R}$ | | |
| Substrate Bias | V _{SS} | 0 | V |
| Constant Current Load | I _{OS} | 5±1 | mA |
| Switched Voltage Cycle Period | t _{sv} | 6±0.1 | hours |

NOTES:

1. All voltages are $\pm 0.2V$.

2. The CCD is illuminated so that the pixel well capacities are over saturated (to ensure that a sufficient number of holes are generated to pin the silicon surface to V_{SS}).

- V_{X0}=V_{X1}=V_{X2}=V_{X3}=-15V with a 0V period of duration t_{SV} applied sequentially during each 24 hour period.
- 2.7 <u>OPERATING LIFE CONDITIONS</u> The conditions shall be as specified for Burn-in.

2.8 TOTAL DOSE RADIATION TESTING

2.8.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> Continuous bias shall be applied during irradiation as specified below.



ISSUE 1

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

| Characteristics | Symbols | Test Conditions | Unit |
|-------------------------------|-------------------|-----------------|------|
| Case Temperature | T _{case} | +20±10 | °C |
| Output Transistor Drain Bias | V _{OD} | 30±1 | V |
| Anti-Blooming Drain Bias | V _{ABD} | 18±0.5 | V |
| Reset Transistor Drain Bias | V _{RD} | | |
| Output Reset Pulse | $V_{\Phi R}$ | 10±0.2 | V |
| Substrate Bias | V _{SS} | 9±1 | V |
| Image Section Clocks | V _{IΦn} | 0±0.2 | V |
| Storage Section Clocks | $V_{S\Phi n}$ | | |
| Readout Register Clocks | $V_{R\Phi n}$ | | |
| Dump Gate Bias | V _{DG} | | |
| Anti-Blooming Gate Bias | V _{ABG} | | |
| Output Gate Bias | V _{OG} | | |
| Output Transistor Source Bias | V _{OS} | Note 1 | V |

NOTES:

1. OSL and OSR are connected to 0V via a $5.6k\Omega$ resistor to give approximately 5mA in the CCD output transistor.

2.8.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation the devices shall have successfully met Reference Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{ref} \pm 3$ ^oC. The test methods and test conditions shall be as per the corresponding test defined in Reference Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation are shown below.



| Characteristics | Symbols | Lin | nits | Units |
|--|---------------------|-----|------|------------------|
| | | Min | Max | |
| Leakage Current on Input Gates | ΙL | - | 10 | nA |
| Charge to Voltage Conversion Factor (Note 2) | CVF | 4 | 7 | μV/e |
| Temporal Noise (Note 2) | - | - | 4 | e _{RMS} |
| Full Well Capacity (Image Section) | V _{SAT-IM} | No | te 3 | ke |
| Average Dark Signal (Note 4) | DS _{AV} | - | 150 | e/pixel/s |
| Dark Signal Non-uniformity (Note 2) | DSNU | - | 25 | e/pixel/s |
| Photo Response Defects | - | | | - |
| Pixels | | - | 10 | |
| Columns | | - | 1 | |
| Defects in Darkness | - | | | - |
| Pixels | | - | 15 | |
| Columns | | - | 0 | |
| (Note 5) | | | | |

NOTES:

- 1. The limits listed are valid for measurements during and on completion of irradiation and after annealing.
- 2. V_{OD}, V_{RD} and V_{SS} bias voltages may require correction for irradiation induced threshold shift to perform these measurements.
- Measurements shall only be made on completion of irradiation and after annealing. Measurements shall be made for information only. The V_{ABD} bias may require resetting to optimise the Full Well Capacity after irradiation.
- 4. Measurements may be performed at various V_{SS} settings to determine the threshold voltage shift after irradiation.
- 5. Defect Threshold to be scaled with the increased limit for Dark Signal.



ISSUE 1

APPENDIX A

AGREED DEVIATIONS FOR E2V TECHNOLOGIES

| ITEM AFFECTED | DESCRIPTION OF DEVIATIONS |
|---------------------------------------|---|
| Deviations from Production Control | Wafer Lot Acceptance Total Dose Radiation Testing. The sample size defined in ESCC Basic Specification No. 22900 shall be replaced by a minimum sample of 4 test devices, selected at random from a minimum of two different diffusion lots making a minimum of 8 samples in all. |