

Pages 1 to 20

TRANSISTORS, LOW POWER, NPN, BASED ON TYPE 2N2484

ESCC Detail Specification No. 5201/001

ISSUE 2 January 2004



Document Custodian: European Space Agency - see https://escies.org



PAGE

ISSUE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2004. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 2 ISSUE 2

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
74	Specification upissued to incorporate editorial and technical changes per DCR.
Ī	



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Functional Diagram	5
1.7	High Temperature Test Precautions	5
2.	APPLICABLE DOCUMENTS	5
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
4.	REQUIREMENTS	10
4.1	General	10
4.2	Deviations from Generic Specification	10
4.2.1	Deviations from Special In-process Controls	10
4.2.2	Deviations from Final Froduction Tests	10
4.2.3	Deviations from Burn-in and Electrical Measurements	10
4.2.4	Deviations from Qualification Tests	10
4.2.5	Deviations from Lot Acceptance Tests	10
4.3	Mechanical Requirements	10
4.3.1	Dimension Check	10
4.3.2	Weight	10
4.3.3	Terminal Strength	11
4.4	Materials and Finishes	11
4.4.1	Case	11
4.4.2	Lead Material and Finish	11
4.5	Marking	11
4.5.1	General	11
4.5.2	Lead Identification	11
4.5.3	The ESCC Component Number	12
4.5.4	Traceability Information	12
4.6	Electrical Measurements	12
4.6.1	Electrical Measurements at Room Temperature	12
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures	12
4.0.3 4.7	Circuits for Electrical Measurements	12
4.7 4.7.1	Burn-in Tests Parameter Drift Values	12
4.7.1		12
4.7.3	Conditions for High Temperature Reverse Bias Burn-in Conditions for Power Burn-in	12
4.7.4		12
4.7.5	Electrical Circuits for High Temperature Reverse Bias Burn-in Electrical Circuits for Power Burn-in	12
4.7.5	Environmental and Endurance Tests	12
4.8.1	Electrical Measurements on Completion of Environmental Tests	18
4.8.2	Electrical Measurements of Completion of Environmental Tests Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	18
4.8.3	Conditions for Operating Life Tests	18
4.8.4	Electrical Circuits for Operating Life Tests	18
4.8.5	Conditions for High Temperature Storage Test	18 18



PAGE 4 ISSUE 2

TABLES		<u>Page</u>
1(a) 1(b) 2	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values	6 6 13 14 15
5(a) 5(b) 6	Conditions for High Temperature Reverse Bias Burn-in Conditions for Power Burn-in and Operating Life Tests Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	17 17 19
1 2 3 4 5(a) 5(b)	Parameter Derating Information Physical Dimensions Functional Diagram Circuits for Electrical Measurements Electrical Circuit for High Temperature Reverse Bias Burn-in Electrical Circuit for Power Burn-in and Operating Life Tests	7 8 9 16 17
APPENI 'A'	DICES (Applicable to specific Manufacturers only) Agreed Deviations for STMicroelectronics (F)	20



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for Transistors, Low Power, NPN, based on Type 2N2484. It shall be read in conjunction with ESCC Generic Specification No. 5000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic transistors specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistors specified herein, are scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The derating information applicable to the transistors specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the transistors specified herein are shown in Figure 2.

1.6 FUNCTIONAL DIAGRAM

The functional diagram, showing lead identification, of the transistors specified herein, is shown in Figure 3.

1.7 <u>HIGH TEMPERATURE TEST PRECAUTIONS</u>

For tin-lead plated or solder-dipped lead finish, all tests to be performed at a temperature that exceeds + 125°C shall be carried out in 100% inert atmosphere.

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESCC Generic Specification No. 5000 for Discrete Semiconductors.
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	2N2484	TO18	2(a)	D2
02	2N2484	TO18	2(a)	D3 or D4
03	2N2484	TO18	2(a)	D7
04	2N2484	CHIP CARRIER	2(b)	2
05	2N2484	CHIP CARRIER	2(b)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATING	UNIT	REMARKS
1	Collector-Base Voltage	V _{CBO}	60	٧	Over entire operating
2	Collector-Emitter Voltage	V _{CEO}	60	٧	temperature range
3	Emitter-Base Voltage	V _{EBO}	6.0	٧	
4	Collector Current (Continuous)	lc	50	mA	
5	Power Dissipation 1 All Variants Variants 04 and 05	P _{tot1}	0.36 0.73 (1)	W	At T _{amb} ≤ +25°C Note 2
6	Power Dissipation 2 Variants 01 to 03	P _{tot2}	1.2	W	At T _{case} ≤ +25°C Note 2
7	Operating Temperature Range	T _{op}	-65 to +200	°C	T _{amb}
8	Storage Temperature Range	T _{stg}	-65 to +200	°C	
9	Soldering Temperature Variants 01 to 03 Variants 04 and 05	T _{sol}	+ 260 + 245	°C	Note 3 Note 4

NOTES


- 1. When mounted on a 15×15×0.6mm ceramic substrate.
- 2. For derating at T_{amb} or $T_{case} > +25$ °C, see Figure 1.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



PAGE 7

ISSUE 2

FIGURE 1 - PARAMETER DERATING INFORMATION



Power Dissipation versus Temperature




PAGE


ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - VARIANTS 01 TO 03





SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN. MAX		NOTES
Α	4.32	5.33	
Øb	0.406	0.533	1
Øb2	0.406	0.483	1
ØD	5.31	5.84	
ØD1	4.52	4.95	·
е	2.54	TYP.	2
e1	1.27	TYP.	2
F	-	0.762	
j	0.914	1.17	
k	0.711	1.22	3
L	12.70	-	1
L1	-	1.27	1
L2	6.35	-	1
α	45°	TYP.	4

NOTES

- 1. (Three leads) Øb2 applies between L1 and L2. Øb applies between L2 and 12.70mm from the seating plane. Diameter is uncontrolled in L1 and beyond 12.70mm from the seating plane.
- 2. Leads having maximum diameter 0.483mm measured in the gauging plane 1.37mm + 0.025mm 0.00mm below the seating plane of the device shall be within 0.178mm of their true position relative to a maximum-width-tab.
- 3. Measured from maximum diameter of the actual device.
- 4. Tab centreline.




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - VARIANTS 04 AND 05




SYMBOL	MILLIM	NOTES	
3 TIVIDOL	MIN.	MAX	NOTES
Α	1.15	1.50	
С	0.45	0.56	1
D	0.60	0.91	1
E	0.91	1.12	
F	1.90	2.15	
G	2.90	3.25	
L	2.40	2.85	
L	0.40	0.60	1
М	2.40	2.65	
N	1.80	2.00	
r	0.3	YP.	

NOTES

1. The three pads have the same dimensions.

FIGURE 3 - FUNCTIONAL DIAGRAM



- 1. Emitter.
- 2. Base.
- 3. Collector.

NOTES

1. For Variants 01 to 03, the collector is internally connected to the case.



PAGE 10

ISSUE 2

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the transistors specified herein shall be as stated in this specification and ESCC Generic Specification No. 5000 for Discrete Semiconductors. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in and Electrical Measurements (Chart III)</u>

(a) Para. 7.1.1(a). High Temperature Reverse Bias test and subsequent electrical measurements related to this test shall be omitted.

4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the transistors specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the transistors specified herein shall be 0.4 grammes for Variants 01 to 03 and 0.06 grammes for Variants 04 and 05.



PAGE 11

ISSUE 2

4.3.3 <u>Terminal Strength</u>

The requirements for terminal strength testing are specified in Section 9 of ESCC Generic Specification No. 5000. For Variants 01 to 03, the test conditions shall be as follows:-

Test Condition:

'E', Lead Fatigue.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistors specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

For Variants 01 to 03, the case shall be hermetically sealed and have a metal body with hard glass seals and the lid shall be welded, brazed, preform soldered or glass frit sealed.

For Variants 04 and 05, the case shall be hermetically sealed and have a ceramic body with a kovar lid.

4.4.2 Lead Material and Finish

For Variants 01 to 03, the lead material shall be Type 'D' with either Type '2', Type '3 or 4' or Type '7' finish in accordance with the requirements of ESCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

For Variants 04 and 05, the terminal finish shall be either Type '2' or Type '4' in accordance with the requirements of ESCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence, shall be as follows:-

- (a) Lead Identification.
- (b) The ESCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

Lead identification shall be as shown in Figures 2 and 3.



PAGE 12

ISSUE 2

4.5.3 The ESCC Component Number

Each component shall bear the ESCC Component Number which shall be constituted and marked as follows:

	<u>520</u> 1001011	룓
Detail Specification Number ———		١
Type Variant (see Table 1(a))		l
Testing Level (B or C, as applicable)]

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured at room temperature are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in (Table 5(a))

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESCC Generic Specification No. 5000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuits for High Temperature Reverse Bias Burn-in (Figure 5(a))

Not applicable.

4.7.5 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5(b) of this specification.



PAGE 13

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIM	ITS	UNIT
NO.	OHANACTENISTICS	STIVIBOL	TEST METHOD	TEST CONDITIONS	MIN.	MAX.	UNIT
1	Collector-Base Breakdown Voltage	V _{(BR)CBO}	3001	I _C = 10μA	60	-	V
2	Collector-Emitter Breakdown Voltage	V _{(BR)CEO}	3011	I _C = 10mA Note 1	60	-	V
3	Emitter-Base Breakdown Voltage	V _{(BR)EBO}	3026	l _E = 10μA	6.0	-	V
4	Collector-Base Cut-off Current	ІСВО	3036	V _{CB} = 45V	-	10	nA
5	Emitter-Base Cut-off Current	Ісво	3061	V _{EB} = 5.0V	-	10	nA
6	Collector-Emitter Saturation Voltage	V _{CE(SAT)}	3071	I _C = 1.0mA I _B = 0.1mA Note 1	-	0.35	V
7a	D.C. Forward Current Transfer Ratio	h _{FE1}	3076	$V_{CE} = 5.0V; I_{C} = 1.0 \mu A$	30	-	-
7b	Transier Trano	h _{FE2}		$V_{CE} = 5.0V; I_{C} = 10\mu A$	100	500	
7c		h _{FE3}		V _{CE} = 5.0V; I _C = 100μA	175	550	
7d		h _{FE4}		V _{CE} = 5.0V; I _C = 1.0mA	250	650	
7e		h _{FE5}		V _{CE} = 5.0V; I _C = 10mA Note 1	<u>-</u>	800	

NOTES: See Note 14.



PAGE 14

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIM	ITS	LINUT
140.	OF IANACTERISTICS	STIVIBOL	TEST METHOD	(NOTE 2)	MIN.	MAX.	UNIT
8	High Frequency Current Gain 1	h _{fe1}	3206	V _{CE} = 5.0V I _C = 50µA f = 5.0MHz	3.0	-	-
9	High Frequency Current Gain 2	h _{fe2}	3206	V _{CE} = 5.0V I _C = 500μA f = 30MHz	2.0	-	-
10	Output Capacitance	C _{obo}	3236	V _{CB} = 5.0V I _E = 0A f = 1.0MHz	-	6.0	pF
11	Input Capacitance	C _{ibo}	3240	V _{EB} = 0.5V I _C = 0A f = 1.0MHz	-	6.0	pF
12	Small Signal Current Gain	h _{FE}	3206	V _{CE} = 5.0V I _C = 1.0mA f = 1.0kHz	150	900	-
13	Small Signal Input Impedance	h _{ie}	3201	V _{CE} = 5.0V I _C = 1.0mA f = 1.0kHz	3.5	24	kΩ
14	Small Signal Output Impedance	h _{oc}	3216	V _{CE} = 5.0V I _C = 1.0mA f = 1.0kHz	-	40	μmho
15	Small Signal Reverse Voltage Transfer Ratio	h _{re}	3211	V _{CE} = 5.0V I _C = 1.0mA f = 1.0kHz	-	800	10 ₋₆
16	Wide-Band Noise	N _{FW}	10Hz to 10kHz 3dB pts	V _{CE} =5.0V I _C =10μA R _S =10kΩ	<u>-</u> '	3.0	dB
17	Spot Noise Figure	NF _{N1} NF _{N2} NF _{N3}		V_{CE} = 5.0V I_{C} = 10 μ A R_{S} = 10 $k\Omega$ f = 100Hz Power BW = 20Hz f = 1.0 k Hz Power BW = 200Hz f = 10 k Hz	-	10 3.0	dB
				f=1.0kHz Power BW = 200Hz	-		

NOTES

- 1. Pulse measurement: Pulse Width ≤300μs, Duty Cycle ≤1.0%.
- 2. Measurements performed on a sample basis, LTPD 7 or less.



PAGE 15

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES


No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIM	UNIT	
140.	OTANACTERISTICS	STIVIDOL	TEST METHOD	TEST CONDITIONS	MIN.	MAX.	OIVIT
4	Collector-Base Cut-off Current	ІСВО	3036	T _{amb} = +150°C V _{CB} = 45V	•	10	μА
7b	D.C. Forward Current Transfer Ratio	h _{FE2}	3076	T _{amb} = -55°C V _{CE} =5.0V I _C =10μA	20	-	-



PAGE 16

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS



C1, C2, C5 = 3.0 - 35 pF.

C3 = 24pF (see Note 1).

C4 = 0.4 - 7.0 pF.

L1 = Straight piece No. 16 bare tin wire, 5/8 inch long.

L2 = 3 turns No. 16 wire, 1/4 inch ID, 5/16 inch long.

L3 = 1 turn No. 18 wire, 1/4 inch ID, 1/4 inch long.

L4 = Ferrite rf choke, $Z = 450\Omega$.

NOTES

1. For optimum performance, C3 should be mounted as close as possible to the base lead.



PAGE 17

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMIT (Δ)	UNIT
4	Collector-Base Cut-off Current	Ісво	As per Table 2	As per Table 2	±5.0 or (1) ±100	nA %
6	Collector-Emitter Saturation Voltage	V _{CE(SAT)}	As per Table 2	As per Table 2	±30 or (1) ±15	mV %
7d	D.C. Forward Current Transfer Ratio	h _{FE4}	As per Table 2	As per Table 2	± 15	%

NOTES

1. Whichever is the greater, referred to the initial value.

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS SYMBOL CONDITION		UNIT	
1	Ambient Temperature	T _{amb}	+20 to +50	°C
2	Power Dissipation 1	P _{tot1}	Choose according to derating curve (Note 1)	W
3	Collector-Base Voltage	V _{CB}	27	V

NOTES

1. See Item 5 of Table 1(b) and Figure 1.

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS

Not applicable.



PAGE 18

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESCC GENERIC SPECIFICATION No. 5000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points and on Completion of Endurance Tests</u>

The parameters to be measured at intermediate points and on completion of endurance testing are scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.3 <u>Conditions for Operating Life Tests (Part of Endurance Testing)</u>

The requirements for operating life testing are specified in Section 9 of ESCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5(b) for the power burn-in test.

4.8.4 <u>Electrical Circuits for Operating Life Tests</u>

The circuit to be used for performance of the operating life test shall be the same as shown in Figure 5(b) for power burn-in.

4.8.5 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESCC Generic Specification No. 5000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 19

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST	LIMITS		UNIT
				CONDITIONS	MIN.	MAX.	OIVIT
4	Collector-Base Cut-off Current	Ісво	As per Table 2	As per Table 2	-	10	nA
6	Collector-Emitter Saturation Voltage	V _{CE(SAT)}	As per Table 2	As per Table 2	-	0.35	V
7d	D.C. Forward Current Transfer Ratio	h _{FE4}	As per Table 2	As per Table 2	250	650	-



PAGE 20

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS								
Para. 4.2.2	For Chip Carrier Variants, the visual criteria called up by Para. 9.1, as specified in Paras. 3.2.5(i) and (j) of ESCC Basic Specification No. 2045000, may be omitted provided that a Radiographic Inspection to verify the die-attach process is performed in accordance with Para. 9.12. The Radiographic Inspection shall be performed on a sample basis in accordance with STC Procedure 0011828.								
Table 2 - Electrical Measurements	Chara	Characteristics No. 8, h _{fe1} , and No. 11, C _{ibo} , shall be as follows:-							
at Room Temperature,	No.	CHARACTERISTICS	SYMBOL	MIL-STD-750 TEST METHOD	TEST CONDITIONS (NOTE 2)	LIMITS		UNIT	
AC Parameters						MIN.	MAX.	OMI	
	8	High Frequency Current Gain 1	h _{fe1}	3206	$V_{CE} = 5V$ $I_C = 50\mu A$ $f = 5MHz$	1	-	•	
	11	Input Capacitance	C _{ibo}	3240	V _{EB} = 0.5V I _C = 0A f = 1MHz	-	15	pF	
	1, 1	•						.*	