

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-INPUT NOR/OR GATE, BASED ON TYPE 4078B

ESCC Detail Specification No. 9201/062

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 47

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-INPUT NOR/OR GATE, BASED ON TYPE 4078B

ESA/SCC Detail Specification No. 9201/062



space components coordination group

		Appro	Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
Issue 2	March 1992	Tomores	tale			
Revision 'A'	October 1994	Tomomens	A som			
Revision 'B'	July 2000	Sa (hit	Hom			
Revision 'C'	May 2001	Sa Mit	A m			



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

			DCUMENTATION CHANGE NOTICE	
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This Issue supers	sedes Issue 1 and incorporates all modifications defined in	
		Revision 'A' to Iss	sue 1 and the following DCR's:-	
		Cover Page		None
		DCN		None
		Para. 1.10	: Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	23385
		Table 1(a)	: Table amended	22398
			: Lead Material and/or Finish amended	23465
		Table 1(b)	: No. 9, package soldering temperatures changed	22314
		<u> </u>	: Notes - Note 6 added	22314
		Figure 2(a)	: Table corrected	23247
		Figure 2(b)	: "CKT A" deleted from title	22398
	ļ	Figure 2(c)	: Figure deleted in toto	22398
		Figure 2(d)	: Title amended to "2(c)"	22398
			: Table corrected	23247
	į		: In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(a)	: Pins 1 and 13 identified as "K" and "J" respectively	23516
			: Note added	23516
1		Figure 3(b)	: Asterisk deleted from Table	23516
			: Existing notes deleted and new note added	23516
l		Figures 3(c)(i)		23516
		Figure 3(d)	: Circuit A transferred to Figure 3(c)(i) and new drawing added	23516
			e): Circuit A heading and Circuit B heading and drawing deleted	22398
		Para. 3	: Abbreviations "V _{OLA} to V _{IHA} " deleted	23516
		Para. 4.2.2	: Deviation deleted, "None" added	22360/
	}			21048
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465
		Para. 4.5.2	: Third sentence amended to read :2(c)."	22398
		Tables 2, 3(a), (b)), 4, 6	
			: Nos. 21 to 28, 30, 39 to 46, 48 to 55, 57, 66, 75, 77, 79 to 86, 95 to 102, where applicable, "NOR Output" added to Characteristics	23516
			: Nos. 29, 31 to 38, 47, 56, 58 to 65, 67 to 74, 76, 78, 87 to 94, 103 to 110, where applicable, "for CKT A" deleted from	23516
	l		Characteristics and "A" from Symbol.	
		Tables 2, 3(a), (b): Nos. 31 to 38, in Conditions, "4(f)" corrected to "4(e)": Nos. 39 to 46, 47, 48 to 55, 56, 57 to 64, in Conditions,	23516 23516
1	[1	Note number amended to "3"	
			: No. 47, in Characteristics, "Current" added	23516
			: No. 56, in Characteristics, "N-Channel" added	23516
l		Table 2	: Nos. 113 to 120, in Conditions, I_{IN} corrected to "-100 μ A"	23516
	1		, Limits column amended	22398
			: Nos. 121 to 128, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto	22398
			: Nos. 129 to 136, in Conditions, Note number amended to	23516
			"4"	ŀ



Rev. 'C'

PAGE 2A

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE / Reference Item					
		: Nos. 137 to 140, "1" deleted from Symbol , in Conditions, Note number amended to "5"	23516 23516				
		: Notes - Note 3 deleted and subsequent Notes renumbered Figure 4(e) : Title and drawing amended Figure 4(f) : Title and drawing amended Figures 4(g), (h) : Titles and drawings amended Figure 4(i) : Input connections amended Figure 4 (j) : Input connections amended : Note 1 amended Figures 4(k) (l) : Input states specified Figures 4(n), (p) : Circuit A heading and Circuit B heading and drawing deleted	23516 23516 23076/ 23516 23516 23516 23516 23516 22398				
		Figure 4(p) : Timing waveforms corrected Tables 5(a), (b) : Titles amended Table 5(c) : No. 2, Pin "1" added to Characteristics Figure 5(a) : Title amended Figure 5(b) : Title amended : Pin "14" connected to V _{DD} Figure 5(c) : Resistors added to Pins "1" and "13" : Pin 1 connected to "V _{DD/2} " and Pin 7 to "Ground" Paras. 4.8.4 and 4.8.5 : Reference to Table and Figure amended to "5(c)"	23162 23162 23516 23162 23162 23516 23516 23516 23516				
'A'	Oct. '94	P1. Cover page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P8. Figure 2(b) : Drawing altered : Dimension F (Max) amended P10. Notes : Note 7 added P15. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended	None None 221049 23540 23540 23540 23539 221049				
'B'	Jul. '00	P1. Cover page P2A. DCN P6. Table 1(a) : Variants 08 and 09 added P7. Figure 2(a) : Side elevation amended : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles P15. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567				
-,C'	May '01	P1. Cover page: Page count incremented by 1 P2A. DCN P4. T of C: Appendices entry amended P5. Para. 1.3: New sentence added P6. Table 1(b): No. 8, Maximum temperature amended P44. Para. 4.8.6: Last sentence deleted, new text added P47. Appendix 'A': Appendix added	221602 None 221602 221602 221602 221602 221602				



PAGE 3

ISSUE 2

TABLE OF CONTENTS

	TABLE OF CONTENTS	Dana
1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	14
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3 4.5.4	The SCC Component Number	16 16
4.6	Traceability Information Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16
4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6.3	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for H.T.R.B. and Burn-in	16
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	16
4.8	Environmental and Endurance Tests	44
4.8.1	Electrical Measurements on Completion of Environmental Tests	44
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	44
4.8.3	Electrical Measurements on Completion of Endurance Tests	44
4.8.4	Conditions for Operating Life Test	44
4.8.5	Electrical Circuits for Operating Life Tests	44
4.8.6	Conditions for High Temperature Storage Test	44



Rev. 'C'

PAGE 4

ISSUE 2

TABLE	<u>≣S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
_	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and	45
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	RES CONTRACTOR CONTRAC	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	47



Rev. 'C'

PAGE 5

ISSUE 2

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 8-Input NOR/OR Gate, having fully buffered outputs, based on Type 4078B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400V.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6 ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range		-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to V_{SS} .

- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
 The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





Rev. 'B'

PAGE 7 ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIM	NOTES	
STIMBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	

NOTES: See Page 10.




Rev. 'A'

PAGE 8

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



NOTES: See Page 10.



Rev. 'B'


PAGE 9

2

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES		
DIVILIVOIONS	MIN	MAX	NOTES	
A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3	
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4	
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4	
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5	

NOTES: See Page 10.



Rev. 'B'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN. MAX.		NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	C 1.49 1.95		
D	0.102	0.152	3
E	7.50	7.50 7.75	
F	1.27 TY	PICAL	4
G	G 0.38 0.48		3
Н	0.60	0.90	3
K	9.00 TY		
L	10	10.65	
М	0.33 0.43		
N	4.31 TY		

Rev. 'B'


PAGE 11


ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE





TOP VIEW

TOP VIEW

NOTES

1. J = A + B + C + D + E + F + G + H, K = A + B + C + D + E + F + G + H.

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14

CHIP CARRIER PIN OUTS 2 4 5 6 7 9 10 12 14 15 16 17 19 20



PAGE 12

ISSUE 2


FIGURE 3(b) - TRUTH TABLE

	INPUTS						OUTI	PUTS	
Α	В	С	D	Е	F	G	Н	J	К
L	L	L	L	L	L	L	L	Н	L
Н	L	L	L	L	L	L	L	L	Н
L	Н	L	L	L	L	L	L	L	Н
L	L	Н	L	L	L	L	L	L	Н
L	L	L	Н	L	L	L	L	L	Н
L	L	L	L	Н	L	L	L	L	Н
L	L	Ĺ	L	L	Н	L	L	L	Н
L	L	L	L	L	L	Н	L	L	Н
Ĺ	L	L	L	L	L	L	Н	L	Н
:	:	:	:	:	:	:	:	:	:
Н	Н	Н	Н	Н	Н	Н	L	L	. Н
Н	Н	Н	Н	Н	Н	Н	Н	L	H

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level.

FIGURE 3(c) - CIRCUIT SCHEMATIC



PAGE 13

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 14

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'B'

PAGE 15

ISSUE 2

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920106201B</u> I I I
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
IVO.	O MANAO I ENIS 1103	3 HVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OMI
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0 \text{Vdc}, V_{IH} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 20)	-	100	nA
5 to 12	Input Current Low Level	I <u>n.</u>	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	-50	nA
13 to 20	Input Current High Level	Іін	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	50	nA
21 to 28	Output Voltage Low Level NOR Output	V _{OL}	3007	4(e)	V _{IH} = 15Vdc, V _{IL} = 0Vdc Input conditions as per Table 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	0.05	V
29	Output Voltage Low Level OR Output	V _{OL}	3007	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	0.05	V

PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	CIVII
30	Output Voltage High Level NOR Output	V _{ОН}	3006	4(f)	V_{IN} (All Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	14.95	-	V
31 to 38	Output Voltage High Level OR Output	V _{ОН}	3006	4(e)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	14.95	ı	V
39 to 46	Output Drive Current N-Channel NOR Output	l _{OL1}	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	0.51	-	mA
47	Output Drive Current N-Channel OR Output	I _{OL1}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	0.51	1	mA
48 to 55	Output Drive Current N-Channel NOR Output	I _{OL2}	-	4(g)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	3.4	-	mA
56	Output Drive Current N-Channel OR Output	l _{OL2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	3.4	-	mA

PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

1 A	BLE 2 - ELECTRICAL	MEASURE	MENIS ALF	IOON I	EMPERATURE - G.C. PARA	IVIE I EN	5 (CON	יטו
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
57	Output Drive Current P-Channel NOR Output	I _{OH1}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-0.51	-	mA
58 to 65	Output Drive Current P-Channel OR Output	^I ОН1	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-0.51	-	mA
66	Output Drive Current P-Channel NOR Output	I _{OH2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-3.4	-	mA
67 to 74	Output Drive Current P-Channel OR Output	I _{OH2}	-	4(g)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-3.4	-	mA
75	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL1}	-	4(i)	$V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	4.5	-	V
76	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL1}	-	4(i)	$V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	0.5	V
77	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	13.5	-	V
78	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	1.5	V

PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

17	BEL 2 - ELECTRICAL	WEASONE	MEN 13 AT	ROOM	TEMPERATURE - G.C. PAHAM		10011	<u> </u>
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTATAOTENIONOS	STWEEL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVII
79 to 86	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH1}	<u>-</u>	4(j)	V_{IH} = 3.5Vdc, V_{IL} = 1.5Vdc Input conditions as per Table 4(j) V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	•	0.5	٧
87 to 94	Input Voltage High Level (Noise Immunity) OR Output	V _{IH1}	-	4(j)	V_{IH} = 3.5Vdc, V_{IL} = 1.5Vdc Input conditions as per Table 4(j) V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	4.5	-	V
95 to 102	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH2}	-	4(j)	V_{IH} = 11Vdc, V_{IL} = 4Vdc Input conditions as per Table 4(j) V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	1.5	>
103 to 110	Input Voltage High Level (Noise Immunity) OR Output	V _{IH2}	-	4(j)	V_{IH} = 11Vdc, V_{IL} = 4Vdc Input conditions as per Table 4(j) V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	13.5	-	>
111	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
112	Threshold Voltage P-Channel	V _{THP}	-	4(I)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V
113 to 120	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(m)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	2.0	V
121 to 128	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(n)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test) = 6Vdc} \\ &V_{\text{SS}} = \text{Open, R = 30k}\Omega; \\ &\text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ &\text{(Pins C 4-5-6-7-14-15-16-17)} \end{aligned}$	3.0	-	>

PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTATACTERIOTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	U1471
129 to 136	Input Capacitance	C _{IN}	3012	4(0)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 4 (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	1	7.5	pF
137	Propagation Delay Low to High	t _{PLH}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 Pins D/F Pins C 2 to 13 4 to 19	•	250	ns
138	Propagation Delay High to Low	t _{PHL}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 Pins D/F $Pins C2 to 13 4 to 19$	-	250	ns
139	Transition Time Low to High	t _{TLH}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pin D/F 13) (Pin C 19)	_	150	ns
140	Transition Time High to Low	t _{THL}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pin D/F 13) (Pins C 19)	The state of the s	150	ns



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

V_{OH}≥V_{DD} -0.5Vdc

V_{OL}≤0.5Vdc

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Interchange of forcing and measuring function is permitted.
- 4. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 5. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	•
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 14) (Pin C 20)	<u>-</u>	1.0	μА
5 to 12	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	•	-100	nA
13 to 20	Input Current High Level	Ін	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	100	nA
21 to 28	Output Voltage Low Level NOR Output	V _{OL}	3007	4(e)	V _{IH} = 15Vdc, V _{IL} = 0Vdc Input conditions as per Table 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	0.05	V
29	Output Voltage Low Level OR Output	V _{OL}	3007	4(f)	V _{IN} (All Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	-	0.05	٧

PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	10.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		OHARACTERISTICS	STINIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
	30	Output Voltage High Level NOR Output	V _{OH}	3006	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	14.95	-	٧
	31 to 38	Output Voltage High Level OR Output	V _{ОН}	3006	4(e)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	14.95	1	V
1	39 to 46	Output Drive Current N-Channel NOR Output	l _{OL1}	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	0.36	-	mA
	47	Output Drive Current N-Channel OR Output	I _{OL1}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	0.36	-	mA
l	48 to 55	Output Drive Current N-Channel NOR Output	l _{OL2}	-	4(g)	V _{IH} = 15Vdc, V _{IL} = 0Vdc Input conditions as per Table 4(g) V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	2.4		mA
	56	Output Drive Current N-Channel OR Output	l _{OL2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	2.4	-	mA

PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	ABLE 3(a) - ELECTRIC	JAL WEAS	TKEINIEN 12	AT HIGH	1 TEMPERATURE, + 125(+)	J-5) 'C	(CON)	<u></u>
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	51 # # # 10 1 E1 HO 1100	O. MIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	U 1411
57	Output Drive Current P-Channel NOR Output	Іон1	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-0.36	-	mA
58 to 65	Output Drive Current P-Channel OR Output	l _{OH1}	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-0.36	1	mA
66	Output Drive Current P-Channel NOR Output	I _{OH2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-2.4	-	mA
67 to 74	Output Drive Current P-Channel OR Output	Юн2		4(g)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-2.4	-	mA
75	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL1}	-	4(i)	$V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	4.5	-	V
76	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL1}	-	4(i)	$V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	0.5	V
77	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	13.5	-	V
78	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	1.5	V

PAGE 26

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	ADLE S(a) - LECTHIC	AL MILAGE	// (EIV.EIV.)	77, TH	arricord, · 125(· ·	, <u> </u>		=1
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	rid.	C = CCP)	MIN	MAX	
79 to 86	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH1}	<u>-</u>	4(j)	V_{IH} = 3.5Vdc, V_{IL} = 1.5Vdc Input conditions as per Table 4(j) V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	0.5	V
87 to 94	Input Voltage High Level (Noise Immunity) OR Output	V _{IH1}	-	4(j)	V_{IH} = 3.5Vdc, V_{IL} = 1.5Vdc Input conditions as per Table 4(j) V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	4.5	-	V
95 to 102	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH2}	-	4(j)	V_{IH} = 11Vdc, V_{IL} = 4Vdc Input conditions as per Table 4(j) V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	1.5	V
103 to 110	Input Voltage High Level (Noise Immunity) OR Output	V _{IH2}	-	4(j)	V _{IH} = 11Vdc, V _{IL} = 4Vdc Input conditions as per Table 4(j) V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	13.5	-	V
111	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
112	Threshold Voltage P-Channel	V _{THP}	-	4(I)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.3	3.5	V

PAGE 27

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	OI IANAOTENISTIOS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	$V_{IL} = 0 Vdc, V_{IH} = 15 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ (Pin D/F 14) (Pin C 20)	-	100	nA
5 to 12	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	-50	nΑ
13 to 20	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	50	nA
21 to 28	Output Voltage Low Level NOR Output	V _{OL}	3007	4(e)	V _{IH} = 15Vdc, V _{IL} = 0Vdc Input conditions as per Table 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	0.05	V
29	Output Voltage Low Level OR Output	V _{OL}	3007	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	0.05	V



PAGE 28

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	<u></u>
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
30	Output Voltage High Level NOR Output	V _{OH}	3006	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	14.95	~	V
31 to 38	Output Voltage High Level OR Output	V _{OH}	3006	4(e)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	14.95	-	V
39 to 46	Output Drive Current N-Channel NOR Output	l _{OL1}	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	0.64	-	mA
47	Output Drive Current N-Channel OR Output	l _{OL1}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	0.64	-	mA
48 to 55	Output Drive Current N-Channel NOR Output	I _{OL2}	-	4(g)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 13) (Pin C 19)	4.2	-	mA
56	Output Drive Current N-Channel OR Output	I _{OL2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 3 (Pin D/F 1) (Pin C 2)	4.2	-	mA

PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

TABLE 6(b) - LECOTHICAE INCACTICNICATE CON TERM ENATORIE, 60(- 0.0) - 6 (GONT B)										
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT			
NO.	OTATAOTE NOTICE	STWBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT		
57	Output Drive Current P-Channel NOR Output	l _{ОН1}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-0.64	-	mA		
58 to 65	Output Drive Current P-Channel OR Output	l _{OH1}	-	4(g)	V_{IH} = 5Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-0.64	-	mA		
66	Output Drive Current P-Channel NOR Output	I _{ОН2}	-	4(h)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 3 (Pin D/F 13) (Pin C 19)	-4.2	-	mA		
67 to 74	Output Drive Current P-Channel OR Output	I _{OH2}	-	4(g)	V_{IH} = 15Vdc, V_{IL} = 0Vdc Input conditions as per Table 4(g) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 1) (Pin C 2)	-4.2	-	mA		
75	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL1}	-	4(i)	V_{IN} (All Inputs) = 1.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	4.5	_	V		
76	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL1}	-	4(i)	$V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	0.5	V		
77	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 13) (Pin C 19)	13.5	<u>-</u>	V		
78	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL2}	-	4(i)	$V_{IN}(All\ Inputs) = 4Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 1) (Pin C 2)	-	1.5	V		

PAGE 30

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
79 to 86	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH1}	-	4(j)	V _{IH} = 3.5Vdc, V _{IL} = 1.5Vdc Input conditions as per Table 4(j) V _{DD} = 5Vdc, V _{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	0.5	V
87 to 94	Input Voltage High Level (Noise Immunity) OR Output	V _{IH1}	-	4(j)	V_{IH} = 3.5Vdc, V_{IL} = 1.5Vdc Input conditions as per Table 4(j) V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	4.5	-	٧
95 to 102	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH2}	-	4(j)	V _{IH} = 11Vdc, V _{IL} = 4Vdc Input conditions as per Table 4(j) V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 13) (Pin C 19)	-	1.5	V
103 to 110	Input Voltage High Level (Noise Immunity) OR Output	V _{IH2}	-	4(j)	V _{IH} = 11Vdc, V _{IL} = 4Vdc Input conditions as per Table 4(j) V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 1) (Pin C 2)	13.5	-	V
111	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
112	Threshold Voltage P-Channel	V _{THP}	-	4(I)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V

PAGE 31

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	I NU	MBE	RS					D.C.	SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	1	1	1	1	0	0	1	1	1	1	0	0	V_{DD}
2	0	0	0	0	0	0	0	0	0	, 0	0	1	<u> </u>	
3	0	0	0	0	0	0	0	0	0	0	1	0		
4	0	0	0	0	0	0	0	0	0	0	0	1		
5	0	0	0	0	0	0	0	0	0	1	0	0		
6	0	0	0	0	0	0	0	0	0	0	0	1		
7	0	0	0	0	0	0	0	0	1	0	0	0		:
8	0	0	0	0	0	0	0	0	0	0	0	1		
9	0	0	0	0	0	0	0	1	0	0	0	. 0		
10	0	0	0	0	0	0	0	0	0	0	0	1		
11	0	0	0	0	1	0	0	0	0	0	0	0		
12	0	0	0	0	0	0	0	0	0	0	0	1		
13	0	0	0	1	0	0	0	0	0	0	0	0		
14	0	0	0	0	0	0	0	0	0	0	0	1		
15	0	0	1	0	0	0	0	0	0	0	0	0		
16	0	0	0	0	0	0	0	0	0	0	0	1		
17	0	1	0	0	0	0	0	0	0	0	0	0		
18	0	0	0	0	0	0	0	0	0	0	0	1_	V	*

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.


PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT


FIGURE 4(c) - INPUT CURRENT LOW LEVEL



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.




PAGE 33

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL NOR OUTPUT AND OUTPUT VOLTAGE HIGH LEVEL OR OUTPUT




TEST	INP	UT C	ONDI	TION	IS (PI	N NU	IMBE	RS)
NO.	2	3	4	5	9	10	11	12
1	1	0	0	0	0	0	0	0
2	0	1	0	0	0	0	0	0
3	0	0	1	0	0	0	0	0
4	0	0	0	1	0	0	0	0
5	0	. 0	0	0	1	0	0	0
6	0	0	0	0	0	1	0	0
7	0	0	0	0	0	0	1	0
8	0	0	0	0	0	0	0	1

NOTES

- 1. Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}
- 2. Each output to be tested separately.

FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL NOR OUTPUT AND OUTPUT VOLTAGE LOW LEVEL OR OUTPUT






PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT NOR OUTPUT AND HIGH LEVEL OUTPUT CURRENT OR OUTPUT




TEST	INPU	INPUT CONDITIONS (PIN NUM							
NO.	2	3	4	5	9	10	11	12	
1	1	1	1	1	1	1	1	1	
2	0	1	1	1	1	1	1	1	
3	0	0	1	1	1	1	1	1	
4	0	0	0	1	1	1	1	1	
5	0	0	0	0	1	1	1	1	
6	0	0	0	0	0	1	1	1	
7	0	0	0	0	0	0	1	1	
8	0	0	0	0	0	0	0	1	

NOTES

- 1. Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}
- 2. Each output to be tested separately.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT NOR OUTPUT AND LOW LEVEL OUTPUT CURRENT OR OUTPUT




PAGE 35

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE



NOTES

1. Each output to be tested separately.

FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE



TEST	INPUT CONDITIONS (PIN NUMBERS)								
NO.	2	3	4	5	9	10	11	12	
1	1	0	0	0	0	0	0	0	
2	0	1	0	0	0	0	0	0	
3	0	0	1	0	0	0	0	0	
4	0	0	0	1	0	0	0	0	
5	0	0	0	0	1	0	0	0	
6	0	0	0	0	0	1	0	0	
7	0	0	0	0	0	0	1	0	
8	0	0	0	0	0	0	0	1	

- Logic Level Definitions: 1 = V_{IH}, 0 = V_{IL}.
 Each output to be tested separately.


PAGE 36

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL








FIGURE 4(m) - INPUT CLAMP VOLTAGE (to VSS)

FIGURE 4(n) - INPUT CLAMP VOLTAGE (to VDD)





NOTES

1. Each input to be tested separately.

NOTES


1. Each input to be tested separately.

PAGE 37

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 38


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.

PAGE 39

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	nA
39 to 46	Output Drive Current N-Channel NOR Output	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
47	Output Drive Current N-Channel OR Output	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
57	Output Drive Current P-Channel NOR Output	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
58 to 65	Output Drive Current P-Channel OR Output	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
111	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
112	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES1. Percentage of limit value if voltage is the measurement function.

PAGE 40

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 9-10-11-12) (Pins C 14-15-16-17)	V _{IN}	. V _{DD}	Vdc
4	Inputs - (Pins D/F 2-3-4-5) (Pins C 4-5-6-7)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Ambient Temperature T _{amb}		°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 9-10-11-12 (Pins C 14-15-16-17)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 2-3-4-5) (Pins C 4-5-6-7)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V_{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

PAGE 41

ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 3-5-9-11) (Pins C 5-7-14-16)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 2-4-10-12) (Pins C 4-6-15-17)	V _{IN}	V _{GEN2}	Vac
5	Pulse Voltage	$V_{\sf GEN}$	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f GEN1	50k 50% Duty Cycle	Hz
]	Tules Frequency Equals Wave	GEN2	25k 50% Duty Cycle	
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES

1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.

PAGE 42


ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 43

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 44

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

PAGE 45

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

				······································						
NO	NO. CHARACTERISTICS		CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
100.	OTALINOTERIORIOS	O T MIDOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	J. (1)		
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-			
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	-	-	nA		
5 to 12	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-	-	-50	nA		
13 to 20	Input Current High Level	Іін	As per Table 2	As per Table 2	<u>.</u>	-	50	nA		
21 to 28	Output Voltage Low Level NOR Output	V _{OL}	As per Table 2	As per Table 2	-		0.05	V		
29	Output Voltage Low Level OR Output	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	٧		
30	Output Voltage High Level NOR Output	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V		
31 to 38	Output Voltage High Level OR Output	V _{OH}	As per Table 2	As per Table 2	-	14.95	•	V		
39 to 46	Output Drive Current N-Channel NOR Output	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	-	-	%		
47	Output Drive Current N-Channel OR Output	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	_	%		
48 to 55	Output Drive Current N-Channel NOR Output	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%		
56	Output Drive Current N-Channel OR Output	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%		
57	Output Drive Current P-Channel NOR Output	Іон1	As per Table 2	As per Table 2	± 15 (1)	-	-	%		

NOTES

1. Percentage of limit value if voltage is the measurement function.

PAGE 46

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO.	NO. CHARACTERISTICS		OL SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEOT INCTITION	OCIVERTIONS	(Δ)	MIN	MAX	
58 to 65	Output Drive Current P-Channel OR Output	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	•	%
66	Output Drive Current P-Channel NOR Output	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
67 to 74	Output Drive Current P-Channel OR Output	l _{OH2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
75	Input Voltage Low Level (Noise Immunity) NOR Output	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	٧
76	Input Voltage Low Level (Noise Immunity) OR Output	V _{IL1}	As per Table 2	As per Table 2	-	-	0.5	٧
79 to 86	Input Voltage High Level (Noise Immunity) NOR Output	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	V
87 to 94	Input Voltage High Level (Noise Immunity) OR Output	V _{IHA1}	As per Table 2	As per Table 2	-	4.5	-	V
111	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
112	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	-	-	٧

NOTES

1. Percentage of limit value if voltage is the measurement function.



Rev. 'C'

PAGE 47

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.