

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS QUAD 2-INPUT OR GATES,

BASED ON TYPE 4071B

ESCC Detail Specification No. 9201/063

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS QUAD 2-INPUT OR GATES,

BASED ON TYPE 4071B

ESA/SCC Detail Specification No. 9201/063

SIC

space components coordination group

		Approved by							
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy						
Issue 3	July 2000	San mitt	Hom						
Revision 'A'	May 2001	San mitte	Arm						



ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item						
		This Issue supsersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Table 1(a) : Variants 08 and 09 added Figure 1(a) : Side elevation amended : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Figure 2(d) : New page added Notes to Figures : Title amended : Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567					
Ά'	May '01	P1. Cover page : Page count incremented by 1 P2. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(b) : No. 8, Maximum temperature amended P4.1. Para. 4.8.6 : Last sentence deleted, new text added P43. Appendix 'A' : Appendix added	221602 None 221602 221602 221602 221602 221602					

		ESA/SCC Detail Specification No. 9201/063		PAGE ISSUE	3 3
		TABLE OF CONTENTS	······································		
1.	GENERAL				Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11	Scope Component Type Variat Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Networ	rmation			5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	ENTS			14
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	NITS		14
4.	REQUIREMENTS				14
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.3\\ 4.5.4\end{array}$	General Deviations from Generi Deviations from Specia Deviations from Final P Deviations from Burn-ir Deviations from Qualific Deviations from Lot Act Mechanical Requireme Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component I Traceability Information	I In-process Controls roduction Tests a Tests cation Tests ceptance Tests hts			14 14 14 14 14 15 15 15 15 15 15 15 16 16
4.6 4.6.1 4.6.2 4.6.3 4.7 4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Electrical Measuremen Circuits for Electrical M Burn-in Tests Parameter Drift Values Conditions for H.T.R.B Electrical Circuits for H Environmental and Enc Electrical Measuremen Electrical Measuremen Conditions for Operatir Electrical Circuits for C	ts at Room Temperature ts at High and Low Temperatures leasurements . and Burn-in .T.R.B. and Burn-in lurance Tests ts on Completion of Environmental Tests ts at Intermediate Points during Enduranc ts on Completion of Endurance Tests g Life Test	e Tests		16 16 16 16 16 16 41 41 41 41 41 41

See	ESA/SCC Detail Specification No. 9201/063	Rev. 'A'	PAGE ISSUE	4 3
------------	--	----------	---------------	--------

TABLES

<u>Page</u>


1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	37
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	38
5(c)	Conditions for Burn-in Dynamic	38
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	42

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Burn-in Dynamic	40
APPE	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)

43



1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Quad-2-Input OR Gate, having fully buffered outputs, based on type 4071B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO	CHARACTERISTICS	SYMBOL	MAXIMUM RATING	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	v	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± Io	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

1. Device is functional from + 3V to + 15V with reference to V_{SS}.

- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 2 - PHYSICAL DIMENSIONS




SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
м	0.33	0.43	
N	4.31	TYPICAL	

NOTES: See Page 11.



FIGURE 2 - PHYSICAL DIMENSIONS (CONT)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN




SYMBOL	MILLIM	NOTES		
	MIN	MAX	NOTES	
A	2.10	2.54		
a ₁	3.0	3.7		
a ₂	0.63	1.14	2	
В	1.82	2.23		
b	0.40	0.50	3	
b ₁	0.20	0.30	3	
D	18.79	19.20		
E	7.36	7.87		
е	2.29	2.79	4	
e ₁	15.11	15.37		
e ₂	7.62	8.12		
F	7.11	7.75		
1	-	3.70		
ĸ	10.90	12.10		

NOTES: See Page 11.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



TYPICAL

0.51


5

j, j1



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTES	
	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	4	
G	0.38	0.48	3
H	0.60	0.90	3
K	9.00 TY		
L	10	10.65	
М	0.33	0.43	
N	4.31 TY		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE- TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE

TRUTH TABL	E EACH G	ATE
INPI	UTS	OUTPUT
A	В	Y
H L H L	H H L L	H H H L

NOTES

1. Positive Logic: Y = A + B

2. Logic Level Definition: L = Low Level, H = High Level.



FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)




FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)





FIGURE 3(e) - INPUT PROTECTION NETWORK





2.

APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

VIC - Input Clamp Voltage.

P_{DSO} - Single Output Power Dissipation.

CKT - Circuit.

4. **REQUIREMENTS**

4.1 GENERAL REQUIREMENTS

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Paragraph 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-channel and then for the P-channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 parameter drift values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



4.3. MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4. MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500.

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead identification.
- (b) The SCC Component Number.
- (c) Traceability information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC component number which shall be constituted and marked as follows:-

	<u>920106301B</u>
Detail Specification Number —	
Type variant, as applicable –	
Testing level (B or C, as appropr	riate)

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at Tamb = $+22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0, -5)$ °C and -55 (+5, -0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at +22 ± 3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMI	TS	UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 3Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	-	-
2	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	-	-
3 to 6	Quiescent Current	IDD	3005	4(b)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	100	nA
7 to 14	Input Current Low Level	Ι _{ΙL}	3009	4(c)	$V_{IN} \text{ (under} \\ Test) = 0Vdc \\ V_{IN} \text{ (remaining inputs)} = 15Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19) \\ \end{bmatrix}$	-	- 50	nA
15 to 22	Input Current High Level	lιH	3010	4(d)	$\begin{array}{l} V_{IN} \mbox{ (under} \\ Test) = 15Vdc \\ V_{IN} \mbox{ (remaining} \\ \mbox{ inputs}) = 0Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ \mbox{ (Pins D/F 1-2-5-6-8-9-12-13)} \\ \mbox{ (Pins C 2-4-7-9-12-14-17-19)} \end{array}$	-	50	nA
23 to 26	Output Voltage Low Level	V _{OL}	3007	4(e)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	0.05	V

NOTES: See Page 22.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
27 to 34	Output Voltage High Level	V _{OH}	3006	4(f)	Gate under test: $V_{IN1} = 15Vdc,$ $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc,$ $V_{IN2} = 15Vdc)$ $V_{OUT} = Open$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
35 to 38	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.51	-	mA
39 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	3.4	-	mA
43 to 50	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate under test: $V_{IN1} = 5Vdc$, $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc$, $V_{IN2} = 5Vdc$) $V_{OUT} = 4.6Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	- 0.51	-	mA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM		UNIT
51	Output Drive Current	I _{OH2}	883	4(h)	C = CCP) Gate under test:	MIN -3.4	MAX -	mA
to 58	P-Channel	-UΠ2			$\begin{array}{llllllllllllllllllllllllllllllllllll$			
59 to 62	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate under test: (all inputs): $V_{IN} = 1.5Vdc$ All other gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
63 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gates under test: (all inputs): $V_{IN} = 4Vdc$ All other gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	1.5	V
67 to 74	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate under test: $V_{IN1} = 1.5Vdc$, $V_{IN2} = 3.5Vdc$ $(V_{IN1} = 3.5Vdc$, $V_{IN2} = 1.5Vdc$) All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.5	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -d.c. PARAMETERS (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
75 to 82	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate under test: $V_{IN1} = 4Vdc,$ $V_{IN2} = 11Vdc$ $(V_{IN1} = 11Vdc,$ $V_{IN2} = 4Vdc)$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	v
83	Threshold Voltage N-Channel	V _{THN}	-	4(k)	B ₁ input at Ground A ₁ input connected to V _{SS} All other inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc I _{SS} = -10 μ A (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
84	Threshold Voltage P-Channel	V _{THP}	-	4(l)	$B_{1} \text{ input at Ground} \\ All other inputs: \\ V_{IN} = -5Vdc \\ V_{SS} = -5Vdc \\ I_{DD} = 10\mu A \\ (Pin D/F 14) \\ (Pin C 20) \\ \end{bmatrix}$	0.7	3.0	V
85 to 92	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(m)	$I_{IN} \text{ (under test)} = -100 \ \mu\text{A}$ $V_{DD} = \text{Open}$ $V_{SS} = 0 \text{Vdc}$ All other pins open (Pins D/F 1-2-5-6-8- 9-12-13) (Pins C 2-4-7-9-12- 14-17-19)	-	-2.0	V
93 to 100	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(n)	$V_{IN} \text{ (under test)} = 6Vdc \\ V_{SS} = Open \\ R = 30K\Omega \\ All other pins open \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19) \\ \end{bmatrix}$	3.0	-	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -a.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
101 to 108	Input Capacitance	C _{IN}	3012	4(o)	$V_{IN} \text{ (not under test)} = 0Vdc'$ $V_{DD} = V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8- 9-12-13) (Pins C 2-4-7-9-12- 14-17-19)	-	7.5	pF
109	Propagation Delay Low to High	tplh	3003	4(p)	$\begin{array}{l} V_{IN} \ (under \ test) \\ = \ pulse \ generator \\ V_{IN} \ (all \ other \ inputs) \\ = \ 5Vdc \\ V_{DD} \ = \ 5Vdc \\ V_{SS} \ = \ 0Vdc \\ Note \ 6 \\ \underline{Pins \ D/F} \ \ \underline{Pins \ C} \\ 2 \ to \ 3 \ \ 4 \ to \ 5 \end{array}$	-	200	ns
110	Propagation Delay High to Low	t₽HL	3003	4(p)	$\begin{array}{l} V_{IN} (\text{under test}) \\ = \text{pulse generator} \\ V_{IN} (\text{all other inputs}) \\ = 5 \text{Vdc} \\ V_{DD} = 5 \text{Vdc} \\ V_{SS} = 0 \text{Vdc Note 6} \\ \hline \frac{\text{Pins D/F}}{2 \text{ to 3}} \frac{\text{Pins C}}{4 \text{ to 5}} \end{array}$	-	200	ns
111	Transition Time Low to High	ţтгн	3004	4(p)	$V_{IN} \text{ (under test)}$ = pulse generator $V_{IN} \text{ (all other inputs)}$ = 5Vdc $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns
112	Transition Time High to Low	tτн∟	3004	4(p)	$V_{IN} \text{ (under test)}$ = pulse generator $V_{IN} \text{ (all other inputs)}$ = 5Vdc $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ $Note 6$ (Pin D/F 3) (Pin C 5)	-	150	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

- 1. GO-NO-GO test, each pattern of test Table 4(a). $V_{OH} \ge V_{DD}$ -0.5Vdc, $V_{OL} \le 0.5$ Vdc.
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of I_{DD} for the input conditions given in Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for lots where LAT level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE , + 125 (+0, -5) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	TS	UNIT
			883	TOORE	C = CCP	MIN	МАХ	
1	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 3Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	-	-
2	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	_	-
3 to 6	Quiescent Current	IDD	3005	4(b)	$\begin{array}{lll} V_{IL} &=& 0Vdc\\ V_{IH} &=& 15Vdc\\ V_{DD} &=& 15Vdc\\ V_{SS} &=& 0Vdc\\ Note & 3\\ (Pin \ D/F \ 14)\\ (Pin \ C \ 20) \end{array}$	-	1.0	μА
7 to 14	Input Current Low Level	ιL	3009	4(c)	$V_{IN} \text{ (under} \\ Test) = 0Vdc \\ V_{IN} \text{ (remaining} \\ inputs) = 15Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19) \\ V_{SS} = 0Vdc \\ $	-	-100	nA
15 to 22	Input Current High Level	Jн	3010	4(d)	$V_{IN} \text{ (under} \\ Test) = 15Vdc \\ V_{IN} \text{ (remaining inputs)} = 0Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19) \\ \end{bmatrix}$	-	100	nA
23 to 26	Output Voltage Low Level	V _{OL}	3007	4(0)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	0.05	V



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE , + 125(+0, -5) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	TROTIL	C = CCP	MIN	MAX	
27 to 34	Output Voltage High Level	V _{OH}	3006	4(f)	Gate under test: $V_{IN1} = 15Vdc,$ $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc,$ $V_{IN2} = 15Vdc)$ $V_{OUT} = open$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
35 to 38	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.36	-	mA
39 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	2.4	-	mA
43 to 50	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate under test: $V_{IN1} = 5Vdc$, $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc$, $V_{IN2} = 5Vdc$) $V_{OUT} = 4.6Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-0.36	-	mA



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0, -5) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	TIGOTIL	C = CCP	MIN	MAX	
51 to 58	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-2.4	-	mA
59 to 62	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate under test: (all inputs): $V_{IN} = 1.5Vdc$ All other gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
63 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gates under test: (all inputs): $V_{IN} = 4Vdc$ All other gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)		1.5	V
67 to 74	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate under test: $V_{IN1} = 1.5Vdc$, $V_{IN2} = 3.5Vdc$ $(V_{IN1} = 3.5Vdc$, $V_{IN2} = 1.5Vdc$) All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.5	-	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0, -5) °C (CONT)

NO	NO CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	1 IGOINE	C = CCP)	MIN	MAX	
75 to 82	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate under test: $V_{IN1} = 4Vdc,$ $V_{IN2} = 11Vdc$ $(V_{IN1} = 11Vdc,$ $V_{IN2} = 4Vdc)$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	V
83	Threshold Voltage N-Channel	V _{THN}	-	4(k)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-0.3	-3.5	V
84	Threshold Voltage P-Channel	V _{THP}	-	4(I)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	0.3	3.5	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE , -55 (+5, -0) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	TS	UNIT
			883	FIGURE	C = CCP	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 3Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	-	-
2	Functional Test	-	-	4(a)	Verify truth table without load. $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Notes 1 and 2.	-	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	100	nA
7 to 14	Input Current Low Level	ι _L	3009	4(c)	$V_{IN} \text{ (under} \\ Test) = 0Vdc \\ V_{IN} \text{ (remaining} \\ \text{inputs)} = 15Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19)$		-50	nA
15 to 22	Input Current High Level	μH	3010	4(d)	$V_{IN} \text{ (under} \\ Test) = 15Vdc \\ V_{IN} \text{ (remaining} \\ inputs) = 0Vdc \\ V_{DD} = 15Vdc \\ V_{SS} = 0Vdc \\ (Pins D/F 1-2-5-6-8-9-12-13) \\ (Pins C 2-4-7-9-12-14-17-19)$	-	50	nA
23 to 26	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate under Test: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V

NOTES: See Page 22.



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE , -55 (+5, -0) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	FIGUNE	C = CCP	MIN	MAX	
27 to 34	Output Voltage High Level	V _{OH}	3006	4(f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	14.95		V
35 to 38	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.64	-	mA
39 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.2	-	mA
43 to 50	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-0.64	-	mA



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5, -0) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	HOONE	C = CCP	MIN	MAX	
51 to 58	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate under test: $V_{IN1} = 15Vdc,$ $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc,$ $V_{IN2} = 15Vdc)$ $V_{OUT} = 13.5Vdc$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-4.2		mA
59 to 62	Input Voltage Low Level (Noise Immunity)	ViL1	-	4(i)	Gate under test: (all inputs): $V_{IN} = 1.5Vdc$ All other gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
63 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gates under test: (all inputs): $V_{IN} = 4Vdc$ All other gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	1.5	V
67 to 74	Input Voltage High Level (Noise Immunity)	VIH1	-	4(j)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	4.5	-	V



TABLE 3 (b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5, -0) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	test Figure	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
75 to 82	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate under test: $V_{IN1} = 4Vdc,$ $V_{IN2} = 11Vdc$ $(V_{IN1} = 11Vdc,$ $V_{IN2} = 4Vdc)$ All other gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	V
83	Threshold Voltage N-Channel	V _{THN}	-	4(k)	$\begin{array}{l} B_1 \text{ input at Ground} \\ A_1 \text{ input connected} \\ \text{to } V_{SS} \\ \text{All other inputs:} \\ V_{IN} = 5Vdc \\ V_{DD} = 5Vdc \\ I_{SS} = -10\mu A \\ (\text{Pin D/F 7}) \\ (\text{Pin C 10}) \end{array}$	-0.7	-3.5	V
84	Threshold Voltage P-Channel	V _{THP}	-	4(l)	$\begin{array}{l} B_1 \text{ input at Ground} \\ \text{All other inputs:} \\ V_{IN} &= -5 \text{Vdc} \\ V_{SS} &= -5 \text{Vdc} \\ I_{DD} &= 10 \mu \text{A} \\ (\text{Pin D/F 14}) \\ (\text{Pin C 20}) \end{array}$	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

PATTERN		PIN NUMBERS										D.C. SUPPLY		
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	0	0	0	0	0	0	0	0	0	0	0	0	V _{DD}
2	1	1	1	1	1	1	1	1	1	1 '	1	1		
3	0	1	1	1	0	1	0	1	1	1	0	1		
4	1	0	1	1	1	0	1	0	1	1	1	0		
5	0	0	0	1	1	1	0	0	0	1	1	1		
6	1	1	1	0	0	0	1	1	1	0	0	0	↓	¥

FIGURE 4(a) - FUNCTIONAL TEST TABLE

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

		PIN NUMBERS									D.C. SUPPLY			
PATTERN NO.	INPUTS					OUT-PUTS			5	7	14			
	1	2	5	6	8	9	12	13	3	4	10	11	V _{SS}	V _{DD}
1	0	0	0	0	0	0	0	0	Х	Х	Х	Х		
2	1	1	1	1	1	1	1	1	х	Х	Х	x		
3	0	1	0	1	0	1	0	1	х	Х	Х	х		
4	1	0	1	0	1	0	1	0	х	Х	Х	x	↓	¥

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES

1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.


2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't care.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES

1. Each input to be tested separately.



1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE






FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE










FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT






NOTES

1. Each output to be tested separately.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE







FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE

1. Each output to be tested separately.



NOTES 1. Each output to be tested separately.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(m) - INPUT CLAMP VOLTAGE (VSS)



NOTES


1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

FIGURE 4(n) - INPUT CLAMP VOLTAGE (TO VDD)


FIGURE 4(o) - INPUT CAPACITANCE



1. Each input to be tested separately.

1. Each input to be tested separately. 2. f = 100KHz to 1MHz

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)







ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO	CHARACTERISTICS	SYMBOL	SPEC AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 50	nA
35 to 38	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
43 to 50	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
83	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
84	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0, -5)	°C
2	Outputs - (Pins D/F 3-4-10-11) - (Pins C 5-6-15-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) - (Pins C 2-4-7-9-12-14-17-19)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input load = protection resistor = $2K\Omega$ min. to $47K\Omega$ max.



TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	°C	
2	Outputs - (Pins D/F 3-4-10-11) - (Pins C 5-6-15-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) - (Pins C 2-4-7-9-12-14-17-19)	V _{IN}	V _{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input load = protection resistor = $2K\Omega$ min. to $47K\Omega$ max.

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T _{amb}	+ 125(+ 0, -5)	°C	
2	Outputs - (Pins D/F 3-4-10-11) - (Pins C 5-6-15-16)	Vout	V _{OUT} V _{DD/2}		
3	Inputs - (Pins D/F 1-5-8-12) - (Pins C 2-7-12-17)	V _{IN}	V _{DD}	Vdc	
4	Inputs - (Pins D/F 2-6-9-13) - (Pins C 4-9-14-19)	V _{IN}	V _{IN} V _{GEN}		
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac	
6	Pulse Frequency Square Wave	f	50K≤f<1M 50% Duty Cycle	Hz	
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc	
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc	


TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NOTES

1. Input load = output load = $2K\Omega$ min. to $47K\Omega$ max.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.






NOTES


1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			SPEC AND/OR	TEST	CHANGE			
NO	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 50	-	-	nA
7 to 14	Input Current Low Level	ΙL	As per Table 2	As per Table 2	-	-	-50	nA
15 to 22	Input Current High Level	lιΗ	As per Table 2	As per Table 2	-	-	50	nA
23 to 26	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
27 to 34	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	v
35 to 38	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
39 to 42	Output Drive Current N-Channel	IOL2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 50	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51 to 58	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
59 to 62	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.5	V
67 to 74	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
83	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
84	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES

1. Percentage of limit value if voltage is the measured function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.