

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS TRIPLE 3-INPUT OR GATES,

BASED ON TYPE 4075B

ESCC Detail Specification No. 9201/065

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS TRIPLE 3-INPUT OR GATES,

BASED ON TYPE 4075B

ESA/SCC Detail Specification No. 9201/065

space components coordination group

		Approved by							
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy						
Issue 3	July 2001	71. 100	Arm						



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:-	
		DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 221602 221602 221602
-			-



TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4	Scope Component Type Variants Maximum Ratings Parameter Derating Information	5 5 5
1.5		5
1.6	Physical Dimensions	5
1.0	Pin Assignment Truth Table	5
1.8	Circuit Schematic	5
1.0		5
1.10	Functional Diagram Handling Precautions	5
1.10	Input Protection Network	5
		5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	16
4.2	Deviations from Generic Specification	15 15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for H.T.R.B. and Burn-in	17
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	17
4.8	Environmental and Endurance Tests	44
4.8.1	Electrical Measurements on Completion of Environmental Tests	44
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	44
4.8.3	Electrical Measurements on Completion of Endurance Tests	44
4.8.4	Conditions for Operating Life Test	- 44
4.8.5	Electrical Circuits for Operating Life Tests	44
4.8.6	Conditions for High Temperature Storage Test	44

		ESA/SCC Detail Specification No. 9201/065	PAG	
--	--	--	-----	--

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	45

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	, 12
3(b)	Truth Table	13
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input Protection Network	
4`́	Circuits for Electrical Measurements	14 32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	32 42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	42
	,	40
APPE	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)

46

_



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Triple 3-Input OR Gate, having fully buffered outputs, based on Type 4075B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	<u> </u>
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

1. Device is functional from + 3V to + 15V with reference to V_{SS} .

2. V_{DD} + 0.5V should not exceed + 18V.

- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin




SYMBOL	MILLIM	NOTEO		
31MBOL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.102	0.152	3	
E	7.50	7.75		
F	1.27	TYPICAL	4	
G	0.38	0.48	3	
н	6.0	-	3	
L	18.75	22.0		
М	0.33	0.43		
Ν	4.31	TYPICAL		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTEO					
OTMODE	MIN	MAX	NOTES				
A	2.10	2.54					
a ₁	3.0	3.7					
a ₂	0.63	1.14	2				
В	1.82	2.23					
b	0.40	0.50	3				
b ₁	0.20	0.30	3				
D	18.79	19.20					
E	7.36	7.87					
е	2.29	2.79	4				
e ₁	15.11	15.37					
e ₂	7.62	8.12					
F	7.11	7.75					
1	-	3.70					
ĸ	10.90	12.10					



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





NOTES: See Page 11.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN





SYMBOL	MILLIM	NOTEO	
OTMBOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	4	
G	0.38	0.48	3
H	0.60	0.90	3
K	9.00 TY		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE





TOP VIEW

TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	. 10	12	14	15	16	17	19	20	



FIGURE 3(b) - TRUTH TABLE

	INPUTS		OUTPUTS
А	В	С	J
Н	Н	Н	Н
L	Н	Н	. Н
Н	L	н	н
L	L	Н	н
н	н	L	н
L	н	L	н
н	L	L	н
L	L	L	L

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level.

FIGURE 3(c) - CIRCUIT SCHEMATIC






FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

VIC - Input Clamp Voltage.

PDSO - Single Output Power Dissipation.

CKT - Circuit.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920106501B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B.</u> and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
7 to 15	Input Current Low Level	Ι _Ι	3009	4(c)	$V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-8-11-12-13) (Pins C 2-4-5-6-7-12-16-17-19)$	-	-50	nA
16 to 24	Input Current High Level	ιн	3010	4(d)		-	50	nA
25 to 27	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.05	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
28 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: Input conditions as per Table 4(f) $V_{OUT} = Open$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 6-9-10) (Pins C 9-14-15)	14.95	-	V
37 to 39	Output Drive Current N-Channel	IOL1	-	4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	0.51	-	mA
40 to 42	Output Drive Current N-Channel	1 ₀₁₂	-	4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	3.4	-	mA
43 to 51	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) $V_{OUT} = 4.6Vdc$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-0.51		mA

NOTES: See Page 23.

-



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
52 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) V_{OUT} = 13.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-3.4	-	mA
61 to 63	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 1.5Vdc V_{IN} (All Other Gates) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.5	V
64 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc V_{IN} (All Other Gates) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	1.5	V
67 to 75	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	4.5	-	V
76 to 84	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	13.5	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
85	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground B and C Inputs connected to V_{SS} V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
86	Threshold Voltage P-Channel	V _{THP}	-	4(l)	A Input at Ground V _{IN} (All Other Inputs) = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V
87 to 95	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(m)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{Open}, V_{SS} = 0 \text{Vdc}$ All Other Pins Open (Pins D/F 1-2-3-4-5-8-11- 12-13) (Pins C 2-4-5-6-7-12-16- 17-19)	-	-2.0	V
96 to 104	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(n)	$V_{IN} \text{ (Under Test)} = 6Vdc \\ V_{SS} = Open, R = 30k\Omega; \\ (Pins D/F 1-2-3-4-5-8-11-12-13) \\ (Pins C 2-4-5-6-7-12-16-17-19) \\ \end{cases}$	3.0	-	V

NOTES: See Page 23.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
NO.		STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
105 to 113	Input Capacitance	C _{IN}	3012	4(o)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-3-4-5-8-11- 12-13) (Pins C 2-4-5-6-7-12-16- 17-19)	-	7.5	pF
114	Propagation Delay Low to High	^t ₽LH	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\frac{Pins D/F}{3 \text{ to } 6} = \frac{Pins C}{5 \text{ to } 9}$	-	200	ns
115	Propagation Delay High to Low	t _{PHL}	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\underline{Pins D/F} \underline{Pins C}$ 3 to 6 5 to 9	-	200	ns
116	Transition Time Low to High	tт∟н	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 6) (Pin C 9)	-	150	ns
117	Transition Time High to Low	t _{THL}	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 6) (Pin C 9)	-	150	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the Input Conditions given in Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μА
7 to 15	Input Current Low Level	Ι _{ΙL}	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-8-11-12-13)} \\ \text{(Pins C 2-4-5-6-7-12-16-17-19)} \\ \end{cases}$		-100	nA
16 to 24	Input Current High Level	lΗ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-8-11- 12-13) (Pins C 2-4-5-6-7-12-16- 17-19)	-	100	nA
25 to 27	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.05	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
28 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: Input conditions as per Table 4(f) V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	14.95	-	V
37 to 39	Output Drive Current N-Channel	I _{OL1}		4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	0.36	-	mA
40 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	2.4	-	mA
43 to 51	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) $V_{OUT} = 4.6Vdc$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-0.36	-	mA

NOTES: See Page 23.

-



_

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
52 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) $V_{OUT} = 13.5$ Vdc V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-2.4	-	mA
61 to 63	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 1.5Vdc V_{IN} (All Other Gates) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.5	V
64 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc V_{IN} (All Other Gates) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	1.5	V
67 to 75	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	4.5	-	V
76 to 84	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	13.5	-	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO. C	CHARACTERISTICS	SYMBOL	TEST METHOD	METHOD TEST (PINS UNDER TEST MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)	T (PINS UNDER TEST	LIM	IITS	UNIT
					MIN	MAX	ONT	
85	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground B and C Inputs connected to V_{SS} V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
86	Threshold Voltage P-Channel	V _{THP}	-	4(l)	A Input at Ground V_{IN} (All Other Inputs) = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2		-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
7 to 15	Input Current Low Level	Ι _Ι	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-8-11-12-13)} \\ \text{(Pins C 2-4-5-6-7-12-16-17-19)} \\ \end{cases}$	-	-50	nA
16 to 24	Input Current High Level	liΗ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-8-11- 12-13) (Pins C 2-4-5-6-7-12-16- 17-19)	-	50	nA
25 to 27	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.05	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
		MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)		MIN	МАХ	UNIT		
28 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: Input conditions as per Table 4(f) $V_{OUT} = Open$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 6-9-10) (Pins C 9-14-15)	14.95	-	V
37 to 39	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	0.64	-	mA
40 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	4.2	-	mA
43 to 51	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) $V_{OUT} = 4.6Vdc$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-0.64	-	mA



_

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
52 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: Input conditions as per Table 4(h) $V_{OUT} = 13.5Vdc$ V_{IN} (All Other Gates) = 0Vdc $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-9-10) (Pins C 9-14-15)	-4.2	-	mA
61 to 63	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 1.5Vdc V_{IN} (All Other Gates) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	0.5	V
64 to 66	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc V_{IN} (All Other Gates) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	-	1.5	V
67 to 75	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	4.5	-	V
76 to 84	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: Input conditions as per Table 4(j) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-9-10) (Pins C 9-14-15)	13.5	-	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	LIAUT	
		UTIND OL	SYMBOL MIL-STD FIG 883		D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
85	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground B and C Inputs connected to V_{SS} V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
86	Threshold Voltage P-Channel	V _{THP}	-	4(l)	A Input at Ground V_{IN} (All Other Inputs) = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

F														
PATTERN					PIN	N NU	MBE	RS					D.C. §	SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	0	0	0	0	0	0	0	0	0	0	0	0	V _{DD}
2	1	0	1	0	0	1	0	1	1	1	0	0		
3	0	1	0	1	0	1	0	1	1	0	1	0		
4	1	1	1	1	0	1	0	1	1	1	1	0		
5	0	0	0	0	1	1	1	1	1	0	0	1		
6	1	0	1	0	1	1	1	1	1	1	0	1		
7	0	1	0	1	1	1	1	1	1	0	1	1		
8	1	1	1	1	1	1	1	1	1	1	1	1		
9	0	0	0	0	0	0	0	0	1	1	1	1		
10	1	1	1	1	1	1	1	1	0	0	0	0	↓	↓

NOTES

1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

	PIN NUMBERS												D.C. SUPPLY	
PATTERN NO.		INPUTS OF											0.0.0	OFFEI
	1	2	3	4	5	8	11	12	13	6	9	10	7	14
0	0	0	0	0	0	0	0	0	0	х	х	Х	V _{SS}	V _{DD}
1	1	0	1	0	0	0	1	0	0	х	х	х		1
2	0	1	0	1	0	0	0	1	0	х	х	х		
3	0	0	0	0	1	1	0	0	1	х	Х	х		↓

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



FIGURE 4(d) - HIGH LEVEL INPUT CURRENT




NOTES

1. Each input to be tested separately.

NOTES 1. Each input to be tested separately.











FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE

TABLE 4(f)




TEST NO.	INPUTS (ONE GATE)							
i Lot NO.	А	В	С					
1	0	1	1					
2	1	0	1					
3	1	1	0					

NOTES

- 1. Each output to be tested separately.
- 2. Logic Levels: $0 = V_{IL} = V_{SS}$, $1 = V_{IH} = V_{DD}$.

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES


1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT

TABLE 4(h)




TEST NO.	INPUTS (ONE GATE)			
	А	В	С	
1	0	1	1	
2	1	0	1	
3	1	1	0	

NOTES

1. Each output to be tested separately.

2. Logic Levels: $0 = V_{IL} = V_{SS}$, $1 = V_{IH} = V_{DD}$.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE



NOTES

.


1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE

TABLE 4(j)



TEST NO.	INPUTS (ONE GATE)			
	A	В	С	
1	0	0	1	
2	1	0	0	
3	0	1	0	

NOTES

- 1. Each output to be tested separately.
- 2. Logic Levels: $0 = V_{IL} = V_{SS}$, $1 = V_{IH} = V_{DD}$.

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




NOTES

1. Each input to be tested separately.

NOTES 1. Each input to be tested separately.

FIGURE 4(o) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	IDD	As per Table 2	As per Table 2	± 50	nA
37 to 39	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
43 to 51	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
85	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	v
86	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 6-9-10) (Pins C 9-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-3-4-5-8-11-12-13) (Pins C 2-4-5-6-7-12-16-17-19)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 6-9-10) (Pins C 9-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-3-4-5-8-11-12-13) (Pins C 2-4-5-6-7-12-16-17-19)	V _{IN}	V _{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 6-9-10) (Pins C 9-14-15)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-3-5-11-13) (Pins C 2-5-7-16-19)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 2-4-8-12) (Pins C 4-6-12-17)	V _{IN}	V _{GEN}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k≤f<1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

÷ .

<u>NOTES</u> 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

								1
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS			UNIT
					(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	ססן	As per Table 2	As per Table 2	±50	-	-	nA
7 to 15	Input Current Low Level	ΙL	As per Table 2	As per Table 2	-	-	-50	nA
16 to 24	Input Current High Level	JIH	As per Table 2	As per Table 2	-	-	50	nA
25 to 27	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	v
28 to 36	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
37 to 39	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
40 to 42	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 51	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
52 to 60	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
61 to 63	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.5	V
67 to 75	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
85	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	v
86	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	v

NOTES 1. Percentage of limit value if voltage is the measurement function.



...

No. 9201/065

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION	
Para. 4.2.3	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.5 Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be u		