

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DUAL 4-INPUT AND GATE,

BASED ON TYPE 4082B

ESCC Detail Specification No. 9201/066

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DUAL 4-INPUT AND GATE,

BASED ON TYPE 4082B

ESA/SCC Detail Specification No. 9201/066

SIE

space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	March 1992	Tomoments	I lab	
Revision 'A'	October 1994	Ponomicen's	Horm	
Revision 'B'	July 2000	San mitt	Ham	
Revision 'C'	May 2001	San mitte	Arm	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE	Approved DCR No.
Lottor				
		This Issue supersedes	Issue 1 and incorporates all modifications defined in	
		Revision 'A' to Issue 1	and the following DCR's:-	
		Cover Page		None
		DCN		None
		Para. 1.10 :	Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	23385
		Table 1(a) :	Table amended	22398
			Lead Material and/or Finish amended	23465
		Table 1(b) :	No. 9, package soldering temperatures changed	22314
		:	Notes - Note 6 added	22314
			Table corrected	23247
			"CKT A" deleted from title	22398
		Figure 2(c) :		22398
			Title amended to "2(c)"	22398
			Table corrected	23247
			In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(a) :	Pin assignment corrected	23516
			Notes standardised	23516
			Drawing deleted and new drawing added	23516
		Para. 4.2.2 :	Deviation deleted, "None" added	22360/
				21048
			Deviation deleted, "None" added	22919
			Deviation deleted, "None" added	22919
			Material Type and Finishes amended	23465
		Para. 4.5.2 :	Third sentence amended to read "2(c)"	22398
		Tables 2, 3(a),(b) :	Nos. 32 to 33, in Conditions "V _{OUT} = Open" added	23516
			No. 74, in Conditions "A1" amended to "A"	23516 23516
		Table 2	No. 75, Conditions rewritten Nos. 76 to 83, Limits column amended	23516
			Nos. 84 to 91, "CKT A" deleted from first measurement	
			and "CKT B" entry deleted in toto	00516
			In Table, Pins 6 and 8 entry deleted	23516
			Inputs and Note 2 amended	23516 23516
			Inputs amened Figure and Note 2 amended	23516
l	l	, iguie 4(g) .	ושנוס מות זיטנס ב מוופותסט	23516
1		Figure 4(h) :	Figure amended	23076/
1	1		nguro umonuou	23516
		Figure 4(i) :	Inputs and Notes amended	23516
			Inputs and Note amended	23516
1			Input conditions specified	23516
1			Note added	23516
1	Į	Figure 4(p)	Timing waveforms corrected	23162
		Tables 5(a),(b)	Titles corrected	23162
		Table 5(c)	No. 3, in Characteristics, Pin 3 corrected to "4"	23516
1			No. 4, in Characteristics, Pin 4 corrected to "5"	23516
1		Figures 5(a),(b)	Titles corrected	23162
1	1		Resistor values deleted	23516
			: Reference to Table and Figure amended to "5(c)"	23516
	L			<u> </u>



PAGE 2A

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		: N : N : N	itle corrected os. 16 to 23, Limits polarity corrected os. 34 to 41, "N-Channel " added to Characteristic os. 54 to 61, Limits corrected os. 70 to 71, Limits corrected	23516 23516 23516 23516 23516 23516
'A'	Oct. '94	P8. Figure 2(b) : Dra : Dir P10. Notes : No P15. Para. 4.3.2 : We	ad Material and/or Finish amended awing altered nension F (Max) amended te 7 added eights amended ad Finish, Types amended	None None 221049 23540 23540 23540 23539 221049
'В'	Jul. '00	P7. Figure 2(a) : Sic : Dir P9. Figure 2(c) : In P10. Notes to Figures : P10A. Figure 2(d) : Ne P11. Figure 3(a) : Le : "S P15. Para. 4.3.2 : SC Para. 4.4.2 : SC	riants 08 and 09 added de elevation amended mension 'C' amended the drawing, Pin No. 20 location corrected Title amended ew page added ft-hand Title amended 60" added to comparison Titles D package added to text D package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567
-,C,	May '01	P2A. DCN P4. T of C : Ap P5. Para. 1.3 : Ne P6. Table 1(b) : No	age count incremented by 1 opendices entry amended ow sentence added o. 8, Maximum temperature amended ast sentence deleted, new text added opendix added	221602 None 221602 221602 221602 221602 221602

			PAGE	3
	ESA/SCC Detail Specification			
Ì∭M∭L§			ISSUE	2
	No. 9201/066			
	TABLE OF CONTENTS		_	_
1.	GENERAL		P	Page 5
••				Ū
1.1	Scope			5
1.2	Component Type Variants			5
1.3	Maximum Ratings			5
1.4	Parameter Derating Information			5
1.5	Physical Dimensions			5
1.6	Pin Assignment			5
1.7	Truth Table			5
1.8	Circuit Schematic			5
1.9	Functional Diagram			5
1.10	Handling Precautions			5
1.11	Input Protection Network			5
2.	APPLICABLE DOCUMENTS			14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND U	NITS		14
4.	REQUIREMENTS			14
4.1	General			14
4.2	Deviations from Generic Specification			14
4.2.1	Deviations from Special In-process Controls			14
4.2.2	Deviations from Final Production Tests Deviations from Burn-in Tests			14
4.2.3 4.2.4		_		14
4.2.4 4.2.5	Deviations from Qualification, Environmental and Endurance Tests	Ď		14 15
4.2.5 4.3	Deviations from Lot Acceptance Tests Mechanical Requirements			15
4.3	Dimension Check			15
4.3.1	Weight			15
4.3.2	Materials and Finishes			15
4.4.1	Case			15
4.4.2	Lead Material and Finish			15
4.5	Marking			15
4.5.1	General			15
4.5.2	Lead Identification			15
4.5.3	The SCC Component Number			16
4.5.4	Traceability Information			16
4.6	Electrical Measurements			16
4.6.1	Electrical Measurements at Room Temperature			16
4.6.2	Electrical Measurements at High and Low Temperatures			16
4.6.3	Circuits for Electrical Measurements			16
4.7	Burn-in Tests			16
4.7.1	Parameter Drift Values			16
4.7.2	Conditions for H.T.R.B. and Burn-in			16
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in			16
4.8	Environmental and Endurance Tests			42
4.8.1	Electrical Measurements on Completion of Environmental Tests			42
4.8.2	Electrical Measurements at Intermediate Points during Endurance	Tests		42
4.8.3	Electrical Measurements on Completion of Endurance Tests			42
4.8.4	Conditions for Operating Life Test			42
4.8.5	Electrical Circuits for Operating Life Tests			42
4.8.6	Conditions for High Temperature Storage Test			42
4.8.6	Conditions for righ Lemperature Storage Lest			42

,

ESA/SCC Detail Specification	Rev. 'C'	PAGE	4
No. 9201/066		ISSUE	2

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	22
3(b)	Electrical Measurements at Low Temperature	26
4	Parameter Drift Values	37
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	38
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	38
5(c)	Conditions for Burn-in Dynamic	39
ດົ່	Electrical Macouromasta on Completion of Environmental Tests and	40

6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Electrical Circuit for Burn-in Dynamic	41
<u>APPE</u>	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	44



1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 4-Input AND Gate, having fully buffered outputs, based on Type 4082B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

_			a second s		
NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6


NOTES


1. Device is functional from + 3V to + 15V with reference to V_{SS} .


- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS








SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STMBOL	MIN	MAX	NOTES
A	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
θ1	15.11	15.37	
e ₂	7.62	8.12	
F	7.11	7.75	
	-	3.70	
к	10.90	12.10	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		

C See	ESA/SCC Detail Specification No. 9201/066	Rev. 'B'	PAGE 11 ISSUE 2	
-------	--	----------	--------------------	--

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES





TOP VIEW

TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND														
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE

	INP	UT		OUTPUT
A	В	С	D	J
н	Н	Н	Н	Н
L	Х	Х	Х	L
X	L	Х	Х	L
X	Х	L	Х	L
x	X	X	L	L

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.



FIGURE 3(c) - CIRCUIT SCHEMATIC







FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)



FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 14.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920106601</u> E
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2		-	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
8 to 15	Input Current Low Level	ι _{ι.}	3009	4(c)	$V_{IN} \text{ (Under Test) = 0Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{cases}$	-	-50	nA
16 to 23	Input Current High Level	lн	3010	4(d)	$V_{IN} \text{ (Under Test) = 15Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{cases}$	-	50	nA
24 to 31	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.05	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32 to 33	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: V_{IN} (All Inputs) = 15Vdc All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	14.95	-	V
34 to 41	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.51	-	mA
42 to 49	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	3.4	-	mA
50 to 51	Output Drive Current P-Channel	Юн1	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-0.51	-	mA



ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		CYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
52 to 53	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-3.4	-	mA
54 to 61	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: $V_{IL} = 1.5Vdc$, $V_{IH} = 3.5Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.5	V
62 to 69	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc$, $V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	1.5	V
70 to 71	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	4.5	-	V
72 to 73	Input Voltage High Level (Noise Immunity)	V _{lH2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	13.5	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
74	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
75	Threshold Voltage P-Channel	V _{THP}	-	4(I)	A Input at Ground B, C and D Inputs connected to V_{DD} All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.0	V
76 to 83	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(m)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{Open}, V_{SS} = 0 \text{Vdc}$ All Other Pins Open (Pins D/F 2-3-4-5-9-10-11- 12) (Pins C 4-5-6-7-14-15-16- 17)	-	-2.0	V
84 to 91	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(n)	$V_{IN} \text{ (Under Test)} = 6 \text{Vdc} \\ V_{SS} = \text{Open, } R = 30 \text{k}\Omega; \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{array}$	3.0	-	V

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 V dc$ $V_{OL} \le 0.5 V dc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of I_{DD} for the input conditions given in Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
92 to 99	Input Capacitance	C _{IN}	3012	4(o)	$V_{IN} \text{ (Not Under Test)} = 0 V dc$ $V_{DD} = V_{SS} = 0 V dc$ Note 5 (Pins D/F 2-3-4-5-9-10-11- 12) (Pins C 4-5-6-7-14-15-16- 17)	-	7.5	pF
100	Propagation Delay Low to High	ţьгн	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\frac{Pins D/F}{2 \text{ to } 1} \frac{Pins C}{4 \text{ to } 2}$	l	200	ns
101	Propagation Delay High to Low	t₽HL	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\frac{Pins D/F}{2 \text{ to } 1} = \frac{Pins C}{4 \text{ to } 2}$	-	200	ns
102	Transition Time Low to High	t⊤∟H	3004	4(p)	$V_{IN} (Under Test) = Pulse$ Generator $V_{IN} (All Other Inputs)$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 1) (Pin C 2)	-	150	ns
103	Transition Time High to Low	t _{THL}	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 1) (Pin C 2)	-	150	ns



ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

		0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μΑ
8 to 15	Input Current Low Level	ւլ	3009	4(c)	$V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)$	-	-100	nA
16 to 23	Input Current High Level	ίH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{cases}$	-	100	nA
24 to 31	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.05	V



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
32 to 33	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: V_{IN} (All Inputs) = 15Vdc All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	14.95	-	V
34 to 41	Output Drive Current N-Channel	IOL1	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.36	-	mA
42 to 49	Output Drive Current N-Channel	l _{OL2}	_	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	2.4	-	mA
50 to 51	Output Drive Current P-Channel	IOH1	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-0.36	-	mA



PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
52 to 53	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-2.4	-	mA
54 to 61	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: $V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.5	V
62 to 69	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	1.5	V
70 to 71	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	4.5	-	V
72 to 73	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	13.5	-	V



ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STIVIBUL	MIL-STD 883		D/F = DIP AND FP C = CCP)	MIN	MAX	
74	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
75	Threshold Voltage P-Channel	V _{THP}	-	4(l)	A Input at Ground B, C and D Inputs connected to V_{DD} All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.3	3.5	V



ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

		0)(1/170)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
8 to 15	Input Current Low Level	Ι _{ΙĽ}	3009	4(c)	$V_{IN} \text{ (Under Test) = 0Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{cases}$	-	-50	nA
16 to 23	Input Current High Level	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 2-3-4-5-9-10-11-12)} \\ \text{(Pins C 4-5-6-7-14-15-16-17)} \\ \end{cases}$	-	50	nA
24 to 31	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.05	V



PAGE 27

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32 to 33	Output Voltage High Level	V _{OH}	3006	$V_{IN} (All Inputs) = 15Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)		14.95	-	V
34 to 41	Output Drive Current N-Channel	l _{OL1}	- 4(g) Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)		0.64	T	mA	
42 to 49	Output Drive Current N-Channel	I _{OL2}	-	4(g) Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)		4.2	-	mA
50 to 51	Output Drive Current P-Channel	IOH1	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-0.64	-	mA



PAGE 28

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
52 to 53	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-4.2	-	mA
54 to 61	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	$\begin{array}{c c c c c c c c c c c c c c c c c c c $				V
62 to 69	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)		1.5	V
70 to 71	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	4.5	-	V
72 to 73	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	13.5	-	V



ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	NO. CHARACTERISTICS	SYMBOL	TEST METHOD	test Fig.	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NU.		STIVIBUL	MIL-STD 883		D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
74	Threshold Voltage N-Channel	V _{THN}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
75	Threshold Voltage P-Channel	V _{THP}	-	4(1)	A Input at Ground B, C and D Inputs connected to V_{DD} All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

PATTERN				PIN	I NU	MBE	RS				D.C. 9	SUPPLY
NO.	1	2	3	4	5	9	10	11	12	13	7	14
1	0	0	0	0	0	0	0	0	0	0	0	V _{DD}
2	0	1	0	0	0	0	0	0	1	0		
3	0	0	1	0	0	0	0	1	0	0		
4	0	1	1	0	0	0	0	1	1	0		
5	0	0	0	1	0	0	1	0	0	0		
6	0	1	0	1	0	0	1	0	1	0		
7	0	0	1	1	0	0	1	1	0	0		
8	0	1	1	1	0	0	1	1	1	0		
9	0	0	0	0	1	1	0	0	0	0		
10	0	1	0	0	1	1	0	0	1	0		
11	0	0	1	0	1	1	0	1	0	0		
12	0	1	1	0	1	1	0	1	1	0		
13	0	0	0	1	1	1	1	0	0	0		
14	0	1	0	1	1	1	1	0	1	0		
15	0	0	1	1	1	1	1	1	0	0		
16	1	1	1	1	1	1	1	1	1	1	₩	¥

FIGURE 4(a) - FUNCTIONAL TEST TABLE

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b)	- QUIESCENT	CURRENT	TEST TABLE	
				-

		PIN NUMBERS										UPPLY
PATTERN NO.				INP	UTS				OUT	PUTS		
	2	3	4	5	9	10	11	12	1	13	7	14
0	1	1	1	1	1	1	1	1	X	Х	V _{SS}	V _{DD}
1	0	1	1	1	0	1	1	1	X	х		1
2	1	0	1	1	1	0	1	1	X	Х		
3	1	1	0	1	1	1	0	1	X	Х		
4	1	1	1	0	1	1	1	0	х	Х		↓

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES

INPUT

CONDITIONS SEE TABLE

ALL OTHER GATES

1. Each input to be tested separately.

NOTES 1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

 V_{DD}

VSS

TABLE 4(e)

	TEST NO.	INPUTS (EACH GATE)						
		А	В	С	D			
	1	0	1	1	1			
	2	1	0	1	1			
	3	1	1	0	1			
	4	1	1	1	0			

NOTES

OUTPUTS OPEN


VOL

- 1. Each output to be tested separately.
- 2. Logic Level Definitions: $0 = V_{SS}$, $1 = V_{DD}$.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

TABLE 4(g)

	V _{DD}
INPUT CONDITIONS SEE TABLE	
ALL OTHER GATES	
	V _{SS}

TEST NO.	INPUTS (EACH GATE)						
TEST NO.	А	В	С	D			
1	0	1	1	1			
2	1	0	1	1			
3	1	1	0	1			
4	1	1	1	0			


NOTES

- 1. Each output to be tested separately.
- 2. Logic Level Definitions: $0 = V_{SS}$, $1 = V_{DD}$.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE




TABLE 4(i)

TEST NO.	INPUTS (EACH GATE)				
	А	В	С	D	
1	0	1	1	1	
2	1	0	1	1	
3	1	1	0	1	
4	1	1	1	0	

NOTES

- 1. Each output to be tested separately.
- 2. Logic Level Definitions: $0 = V_{IL}$, $1 = V_{IH}$.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE








NOTES

1. Each output to be tested separately.

FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VSS)




1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(n) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.





NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.



t_{PLH}


- V_{OH}

- V_{OL}

- t_{TLH}

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME




tPHL

50%

10%

- t_{THL}





1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	nA
34 to 41	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
50 to 51	Output Drive Current P-Channel	Юнт	As per Table 2	As per Table 2	±15 (1)	%
74	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
75	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	V _{IN}	V _{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



NO.	CHARACTERISTICS	CS SYMBOL CONDITIONS		UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-13) (Pins C 2-19)			Vdc
3	Inputs - (Pins D/F 2-4-9-11) V _{IN} V _{DD} (Pins C 4-6-14-16)		Vdc	
4	Inputs - (Pins D/F 3-5-10-12) (Pins C 5-7-12-16)	V _{IN}	V _{GEN}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k≤f<1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

<u>NOTES</u>

1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.






FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC

NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
		0111202	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	-	-	nA
8 to 15	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	-	-	-50	nA
16 to 23	Input Current High Level	liΗ	As per Table 2	As per Table 2	-	-	50	nA
24 to 31	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
32 to 33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
34 to 41	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
42 to 49	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
50 to 51	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
52 to 53	Output Drive Current P-Channel	ЮН2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
54 to 61	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.5	V
70 to 71	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
74	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
75	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES: 1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED DESCRIPTION OF DEVIATION	
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4 Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be us	
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.