

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# CMOS DUAL 2-WIDE, 2-INPUT,

# AND-OR INVERTER GATE,

# **BASED ON TYPE 4085B**

ESCC Detail Specification No. 9201/067

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 46

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# CMOS DUAL 2-WIDE, 2-INPUT,

# AND-OR INVERTER GATE,

# **BASED ON TYPE 4085B**

ESA/SCC Detail Specification No. 9201/067

Sele

# space components coordination group

		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	March 1992	Tomancers	totato	
Revision 'A'	October 1994	Tomment	Hom	
Revision 'B'	July 2000	Sa moth	Aom	
Revision 'C'	May 2001	Sa mitt	Arm	



ISSUE 2

## DOCUMENTATION CHANGE NOTICE

		CHANGE Reference Item		
	This Issue supersedes Issue 1 and incorporates all modifications defined in Revision 'A' to Issue 1 and the following DCR's:-			
	Cover Page DCN	: Title corrected	23516 None	
	Para. 1.1	: First sentence amended to " Inverter Gate, having fully buffered outputs,"	23516	
	Para. 1.10	: Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	23385	
	Table 1(a)	: Table amended : Lead Material and/or Finish amended	22398 23465	
	Table 1(b)	: No. 9, package soldering temperatures changed : Notes - Note 6 added	22314 22314	
	Figure 2(a)	: Table corrected	23247 22398	
	Figure 2(b) Figure 2(c)	: "CKT A" deleted from Title : Figure deleted in toto	22398	
	Figure 2(d)	: Title amended to "2(c)"	22398	
		: Table corrected	23247	
	Notes to Figures		22398	
	Figure 3(a)	: On DIL/FP outline, Pins 3 and 4 amended to "E1" and "E2"	23516	
		: Note added	23516	
1 1	Figure 3(b)	: In Table Heading, after "E", "(3)" added : In Table, Notation standardised	23516 23516	
		: Note 4 added	23516	
	Figure 3(c)	: Pins "7" and "14" entry and Input Protection deleted	23516	
	Figure 3(d)		23516	
	Figure 3(e)		23516	
	Parea. 4.2.2	: Deviation deleted, "None." added	22360/	
			21048	
	Para. 4.2.4	; Deviation deleted, "None." added	22919	
	Para. 4.2.5 Para. 4.4.2	; Deviation deleted, "None." added : Material Type and Finishes amended	22919 23465	
	Para. 4.4.2 Para. 4.5.2	: Third sentence amended to read "2(c)"	22398	
	Tables 2, 3(a), (b)	: Nos. 33 to 34, in Conditions "V <sub>OUT</sub> = Open" added	23516	
		: Nos. 51 to 56, Conditions amended	23516	
		: Nos. 57 to 62, Conditions amended	23516	
		: Nos. 63 to 64, Limit corrected to "4.5"	23516	
		: Nos. 65 to 66, Limit corrected to "13.5"	23516	
		: Nos. 69 to 78, Limits column amended	22398	
		: Nos. 79 to 88, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto		
		: No. 101, in Conditions, Note Number corrected to "6"	23516	
1	Figure 4(e)	: Input Conditions amended	23516	
	Figure 4(g)	: Notes 3 and 4 added : Input Conditions amended	23516 23516	
		: New Notes 1 and 2 added and existing Notes renumbered "3" and "4"	23516	
	Figure 4(g), (h)	: Output circuit amended	23076	



PAGE 2A

## **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		Figure 4(i): Input Conditions amended : Table added : New Notes 1 and 2 added and existing Notes renumbered "3" and "4"Flgure 4(j): Input Conditions amended : Note corrected to read "Each output"Figures 4(k), (l): Input Conditions specifiedFigures 4(m), (n): Note added : Timing Waveforms corrected : Tables 5(a), (b)Figures 5(a), (b): Titles amended : Titles amended Figures 5(a), (b)Figures 5(a), (b): Titles amended : Titles amended : Titles amended Figures 5(a), (b), (c)Figures 5(a), (b), (c): Resistor Values deleted Paras. 4.8.4 and 4.8.5:Paras. 4.8.4 and 4.8.5:Reference to Table and Figure corrected to "5(c)" 	23516 23516 23516 23516 23516 23516 23516 23162 23162 23162 23162 23516 23516 23516 23516 23516 23516 23516
'A'	Oct. '94	P1.       Cover Page         P2A.       DCN         P6.       Table 1(a)       : Lead Material and/or Finish amended         P8.       Figure 2(b)       : Drawing altered         :       Dimension F (Max) amended         P10.       Notes       : Note 7 added         P16.       Para. 4.3.2       : Weights amended         Para. 4.4.2       : Lead Finish, Types amended	None None 221049 23540 23540 23540 23539 221049
'В'	Jul. '00	<ul> <li>P1. Cover Page</li> <li>P2A. DCN</li> <li>P6. Table 1(a) : Variants 08 and 09 added</li> <li>P7. Figure 2(a) : Side elevation amended         <ul> <li>Dimension 'C' amended</li> <li>Dimension 'C' amended</li> </ul> </li> <li>P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected</li> <li>P10. Notes to Figures : Title amended</li> <li>P10A. Figure 2(d) : New page added</li> <li>P11. Figure 3(a) : Left-hand Title amended         <ul> <li>"SO" added to comparison Titles</li> </ul> </li> <li>P16. Para. 4.3.2 : SO package added to text         <ul> <li>Para. 4.4.2 : SO package added to text</li> <li>Para. 4.5.2 : SO package added to text</li> </ul> </li> </ul>	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567
,C,	May '01	<ul> <li>P1. Cover page : Page count incremented by 1</li> <li>P2A. DCN</li> <li>P4. T of C : Appendices entry amended</li> <li>P5. Para. 1.3 : New sentence added</li> <li>P6. Table 1(b) : No. 8, Maximum temperature amended</li> <li>P44. Para. 4.8.6 : Last sentence deleted, new text added</li> <li>P46. Appendix 'A' : Appendix added</li> </ul>	221602 None 221602 221602 221602 221602 221602

	<b>A</b>			PAGE	3
		ESA/SCC Detail Specification		ISSUE	2
	r F	No. 9201/067			
		TABLE OF CONTENTS			
	OFNERAL			F	<sup>2</sup> age 5
1.	GENERAL				5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5 5
1.8	Circuit Schematic				5 5
1.9	Functional Diagram				5
1.10	Handling Precautions	4.			5 5
1.11	Input Protection Netwo	rK			5
2.	APPLICABLE DOCUM	IENTS			15
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	NITS		15
4.	REQUIREMENTS				15
4.1	General				15
4.2	Deviations from Generi	c Specification			15
4.2.1	Deviations from Specia				15
4.2.2	Deviations from Final P				15
4.2.3	Deviations from Burn-ir				15
4.2.4		cation, Environmental and Endurance Tes	ts		15
4.2.5	Deviations from Lot Ac				16
4.3	Mechanical Requireme	•			16
4.3.1	Dimension Check				16
4.3.2	Weight				16
4.4	Materials and Finishes				16
4.4.1	Case				16
4.4.2	Lead Material and Finis	sh			16
4.5	Marking				16
4.5.1	General				16
4.5.2	Lead Identification				16
4.5.3	The SCC Component	Number			17
4.5.4	Traceability Information	1			17
4.6	Electrical Measuremen	ts			17
4.6.1	Electrical Measuremen	ts at Room Temperature			17
4.6.2	Electrical Measuremen	ts at High and Low Temperatures			17
4.6.3	Circuits for Electrical M	leasurements			17
4.7	Burn-in Tests				17
4.7.1	Parameter Drift Values				17
4.7.2	Conditions for H.T.R.B	. and Burn-in			17
4.7.3	Electrical Circuits for H	I.T.R.B. and Burn-in			17
4.8	Environmental and End				44
4.8.1					44
4.8.2					44
4.8.3		ts on Completion of Endurance Tests			44
4.8.4	Conditions for Operatir	ng Life Test			44
4.8.5	Electrical Circuits for C	• •			44
4.8.6	Conditions for High Te	mperature Storage Test			44

ESA/SCC Detail Specification No. 9201/067	Rev. 'C'	PAGE 4 ISSUE 2	
--	----------	-------------------	--

#### **TABLES**

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and	45

at Intermediate Points and on Completion of Endurance Testing

## **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	46



## 1. <u>GENERAL</u>

## 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 2-Wide 2-Input AND-OR Inverter Gate, having fully buffered outputs, based on Type 4085B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



## TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to + 18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± Ì <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	Т <sub>ор</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from + 3V to + 15V with reference to  $V_{SS}$ .
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




7

PAGE

## FIGURE 2 - PHYSICAL DIMENSIONS

## FIGURE 2(a) - FLAT PACKAGE, 14-Pin



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
м	0.33	0.43	
N	4.31	TYPICAL	




ISSUE 2

8

PAGE

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
A	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
e <sub>1</sub>	15.11	15.37	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.75	
1	-	3.70	
к	10.90	12.10	



9

PAGE

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


## NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN





SVMPOI	MILLIMETRES		NOTES
SYMBOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY		



## FIGURE 3(a) - PIN ASSIGNMENT

#### $V_{DD}$ A1 14 1 B1 13 D1 2 NC 2 1 Q2 C1 18 16 15 14 Е 3 12 C1 17 D1 19 13 NC Ε 4 11 **INHIBIT 2** C2 $V_{DD}$ 20 12 INHIBIT 1 NC NC A2 11 ( 5 10 1 A1 2 10 V<sub>SS</sub> B2 9 D2 6 NC 9 ( B2 3 7 4 6 8 5 $V_{\rm SS}$ 8 C2 7 **B**1 E1 E2 A2 NC

TOP VIEW

DUAL-IN-LINE, SO AND FLAT PACKAGES

TOP VIEW

CHIP CARRIER PACKAGE

## **NOTES**

1. E1 = INHIBIT 1 + A1B1 + C1D1, E2 = INHIBIT 2 + A2B2 + C2D2.

FLAT PACKAGE, SO AND D	DUAL	-IN-LI	<u>NE T</u>	<u>0 CH</u>	IP CA	RRIE	<u>R Pil</u>	N AS	SIGN	MENT	-			
FLAT PACKAGE, SO AND		_	_	_	_	_	_	_	_					
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10	12	14	15	16	17	19	20

## PAGE 11



## FIGURE 3(b) - TRUTH TABLE

	INPUT		OUTPUT
Y1 (1)	Y2 (2)	INHIBIT	E (3)
Н	Н	Н	L
L	н	Н	L
н	L	Н	L
L	L	Н	L
н	Н	L	L
L	Н	L	L
Н	L	L	L
L	L	L	Н


## <u>NOTES</u>

1. Y1 = A.B.

- 2. Y2 = C.D.
- 3. E = INHIBIT + A.B. + C.D.
- 4. Logic Level Definitions: L = Low Level, H = High Level.




## FIGURE 3(c) - CIRCUIT SCHEMATIC






## FIGURE 3(d) - FUNCTIONAL DIAGRAM



## FIGURE 3(e) - INPUT PROTECTION NETWORK





#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V<sub>IC</sub> Input Clamp Voltage
- PDSO Single Output Power Dissipation
- CKT Circuit

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 14.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920106701B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNARAUTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2		-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	lod	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
7 to 16	Input Current Low Level	Ι <sub>ΙL</sub>	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-5-6-8-9-10-11-12-13)} \\ \text{(Pins C 2-4-7-9-12-14-15-16-17-19)} \\ \end{cases}$	-	-50	nA
17 to 26	Input Current High Level	ин	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 1-2-5-6-8-9-10-11-12-13})$ $(\text{Pins C 2-4-7-9-12-14-15-16-17-19})$	-	50	nA
27 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.05	V



ESA/SCC Detail Specification

No. 9201/067

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAU I ENIS I US	STWDUE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33 to 34	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	14.95	-	V
35 to 40	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	0.51	-	mA
41 to 46	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	3.4	-	mA
47 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-0.51	-	mA
49 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-3.4	-	mA

NOTES: See Page 23.



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
51 to 56	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate Under Test: $V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.5	V
57 to 62	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	1.5	V
63 to 64	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 3.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	4.5	-	V
65 to 66	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 11Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	13.5	-	V
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B1 Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
68	Threshold Voltage P-Channel	Vthp	-	4(I)	B1 Input at Ground A1 Input connected to $V_{DD}$ All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.0	V
69 to 78	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(m)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{Open}, V_{SS} = 0 \text{Vdc}$ All Other Pins Open (Pins D/F 1-2-5-6-8-9-10- 11-12-13) (Pins C 2-4-7-9-12-14-15- 16-17-19)	-	-2.0	V
79 to 88	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(n)	$V_{IN} \text{ (Under Test)} = 6Vdc \\ V_{SS} = Open, R = 30k\Omega; \\ (Pins D/F 1-2-5-6-8-9-10-11-12-13) \\ (Pins C 2-4-7-9-12-14-15-16-17-19) \\ \end{array}$	3.0	-	V



ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
89 to 98	Input Capacitance	C <sub>IN</sub>	3012	4(o)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-5-6-8-9-10- 11-12-13) (Pins C 2-4-7-9-12-14-15- 16-17-19)	-	7.5	pF
99	Propagation Delay Low to High	t₽LH1	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\underline{Pins D/F}  \underline{Pins C}$ 1 to 3 2 to 5	-	570	ns
100	Propagation Delay High to Low	t₽HL1	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\frac{Pins D/F}{1 \text{ to } 3} \qquad \frac{Pins C}{2 \text{ to } 5}$	-	400	ns
101	Propagation Delay Low to High (Inhibit)	tplH2	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\underline{Pins D/F}  \underline{Pins C}$ 10 to 3 15 to 5	-	450	ns
102	Propagation Delay High to Low (Inhibit)	tphl2	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\underline{Pins D/F}$ 10 to 3 $\underline{Pins C}$ 15 to 5	-	250	ns



## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
103	Transition Time Low to High	tт∟н	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns
104	Transition Time High to Low	t <sub>THL</sub>	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns

## NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 V dc$   $V_{OL} \le 0.5 V dc$ 

2. Maximum time to output comparator strobe 300µsec.

3. Measure each value of I<sub>DD</sub> for the input conditions given in Test Table 4(b).

4. Interchange of forcing and measuring function is permitted.

5. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and  $V_{SS}$ , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).

6. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



ISSUE 2

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.		STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	Ŧ	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	15	μA
7 to 16	Input Current Low Level	ι <sub>L</sub>	3009	4(c)	$V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)$	-	-100	nA
17 to 26	Input Current High Level	Цн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 1-2-5-6-8-9-10-11-12-13})$ $(\text{Pins C 2-4-7-9-12-14-15-16-17-19})$	-	100	nA
27 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.05	V



ESA/SCC Detail Specification

No. 9201/067

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
33 to 34	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	14.95	-	V
35 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	0.36	_	mA
41 to 46	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	2.4	-	mA
47 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-0.36	-	mA
49 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-2.4	-	mA



ISSUE 2

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
51 to 56	Input Voltage Low Level (Noise Immunity)	VIL1	-	4(i)	Gate Under Test: $V_{IL} = 1.5Vdc$ , $V_{IH} = 3.5Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.5	V
57 to 62	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	1.5	V
63 to 64	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 3.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	4.5	-	V
65 to 66	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 11Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	13.5	-	V
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B1 Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V



ISSUE 2

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO. CHARACTERISTICS		SYMBOL	TEST METHOD	D TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
	STNDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX		
68	Threshold Voltage P-Channel	Vthp	-	4(l)	B1 Input at Ground A1 Input connected to $V_{DD}$ All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.3	3.5	V



ISSUE 2

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	- 4(		Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	$\begin{array}{c c} 3005 & 4(b) & V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ Note \ 3 \\ (Pin \ D/F \ 14) \\ (Pin \ C \ 20) \end{array}$				500	nA
7 to 16	Input Current Low Level	կլ	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-5-6-8-9-10-11-12-13)} \\ \text{(Pins C 2-4-7-9-12-14-15-16-17-19)} \\ \end{cases}$	-	-50	nA
17 to 26	Input Current High Level	ιн	3010			_	50	nA
27 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: Input Conditions as per Table 4(e) All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.05	V



ESA/SCC Detail Specification

No. 9201/067

ISSUE 2

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	MIL-STD FI 883		FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
33 to 34	Output Voltage High Level	V <sub>OH</sub>	$\begin{array}{c c} V_{OH} & 3006 & 4(f) & \text{Gate Under T} \\ V_{IN} & (All Inputs \\ All Other Gate \\ V_{IN} = 0Vdc \\ V_{OUT} = Open \\ V_{DD} = 15Vdc, \\ (Pins D/F 3-4) \\ (Pins C 5-6) \end{array}$			14.95	-	V
35 to 40	Output Drive Current N-Channel	I <sub>OL1</sub>	- 4(g)		Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	0.64	-	mA
41 to 46	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: Input Conditions as per Table 4(g) $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4) (Pins C 5-6)	4.2	-	mA
47 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-0.64	-	mA
49 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4) (Pins C 5-6)	-4.2	-	mA



ISSUE 2

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
51 to 56	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate Under Test: $V_{IL} = 1.5Vdc$ , $V_{IH} = 3.5Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)	-	0.5	V
57 to 62	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Input Conditions as per Table 4(i) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4) (Pins C 5-6)		1.5	V
63 to 64	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 3.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	4.5	-	V
65 to 66	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate Under Test: $V_{IN}$ (All Inputs) = 11Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4) (Pins C 5-6)	13.5	-	V
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B1 Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM		
NO.	NO. CHARACTERISTICS SY		MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
68	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	B1 Input at Ground A1 Input connected to $V_{DD}$ All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.5	V



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

PATTERN				D.C. SUPPLY										
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	0	1	0	0	0	0	0	0	1	0	0	0	V <sub>DD</sub>
2	1	0	1	0	1	1	1	1	0	1	0	0		
3	0	1	1	0	1	1	1	1	0	0	0	0		
4	0	0	1	0	0	0	1	1	0	0	1	0		
5	0	0	1	0	1	1	0	0	0	0	0	1		
6	1	1	0	1	0	0	0	1	0	0	0	0		
7	0	0	0	1	0	0	1	0	0	0	1	1		
8	1	1	0	1	0	1	0	0	0	0	1	1		
9	1	1	0	1	1	0	0	0	1	0	1	1		
10	0	0	0	1	0	0	0	0	1	0	0	0	↓ ↓	

## FIGURE 4(a) - FUNCTIONAL TEST TABLE

#### NOTES

Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix.

Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ . 2.

			D.C. SUPPLY											
PATTERN NO.					INP	UTS					Ουτι	PUTS	2.0.0	0.721
	1	2	5	6	8	9	10	11	12	13	3	4	7	14
0	1	1	1	1	0	1	1	1	0	1	Х	Х	V <sub>SS</sub>	V <sub>DD</sub>
1	0	1	0	1	1	1	0	0	1	1	X	х	1	1
2	1	0	1	0	1	0	0	0	1	0	Х	Х		
3	0	1	0	1	0	1	1	1	0	1	Х	Х	¥	<u> </u>


#### **NOTES**

Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.


2.




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



# FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





#### **NOTES**


1. Each input to be tested separately.

# FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



1. Each input to be tested separately.

### TABLE 4(e)



TEST NO.	INPUTS				
TEST NO.	Y <sub>1</sub> (1)	Y <sub>2</sub> (2)	INHIBIT		
1	0	1	1		
2	1	0	1		
3	1	1	0		


### NOTES

- 1. Y1 = A.B.
- 2. Y2 = C.D.
- 3. Each output to be tested separately.
- 4. Logic Level Definitions:  $0 = V_{SS}$ ,  $1 = V_{DD}$



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

1. Each output to be tested separately.

# FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



### TABLE 4(g)

TEST NO.		INPUT	S
TEST NO.	Y1 (1)	Y2 (2)	INHIBIT
1	0	1	1
2	1	0	1
3	1	1	0

#### NOTES

1. Y1 = A.B.


2. Y2 = C.D.

- 3. Each output to be tested separately.
- 4. Logic Level Definitions:  $0 = V_{SS}$ ,  $1 = V_{DD}$



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




### NOTES

1. Each output to be tested separately.

### FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE

#### TABLE 4(i)



TEST NO.		INPUT	S
TEST NO.	Y1 (1)	Y2 (2)	INHIBIT
1	0	0	1
2	1	0	0
3	0	1	0


#### NOTES

- 1. Y1 = A.B.
- 2. Y2 = C.D.
- 3. Each output to be tested separately.
- 4. Logic Level Definitions:  $0 = V_{SS}$ ,  $1 = V_{DD}$



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE




#### **NOTES**

1. Each output to be tested separately.


### FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL





# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




#### **NOTES**

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

### FIGURE 4(o) - INPUT CAPACITANCE




#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



#### VOLTAGE WAVEFORMS



#### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, f = 500kHz.



ISSUE 2

# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
35 to 40	Output Drive Current N-Channel	I <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
47 to 48	Output Drive Current P-Channel	Юн1	As per Table 2	As per Table 2	± 15 (1)	%
67	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
68	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

NOTES1. Percentage of limit value if voltage is the measurement function.



### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4) (Pins C 5-6)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V <sub>IN</sub>	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

# **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

#### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4) (Pins C 5-6)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



ISSUE 2


# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4) (Pins C 5-6)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 1-5-8-10-12) (Pins C 2-7-12-15-17)	V <sub>IN</sub>	· V <sub>DD</sub>	Vdc
4	Inputs - (Pins D/F 2-6-9-11-13) (Pins C 4-9-14-16-19)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f	50k ≤ f < 1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**NOTES** 1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



ISSUE 2



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

# 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22±3 °C.

# 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

# 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST METHOD CONDITIONS		MIN	МАХ	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	-	nA
7 to 16	Input Current Low Level	h <sub>IL</sub>	As per Table 2	As per Table 2	-	-	-50	nA
17 to 26	Input Current High Level	Ιн	As per Table 2	As per Table 2	-	-	50	nA
27 to 32	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
33 to 34	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
35 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
41 to 46	Output Drive Current N-Channel	I <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 50	Output Drive Current P-Channel	Юн2	As per Table 2	As per Table 2	±15 (1)	-	-	%
51 to 56	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	-	0.5	V
63 to 64	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
67	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	V
68	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	-	-	V

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION	
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	