

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS EXPANDABLE 4-WIDE 2-INPUT, AND-OR INVERTER GATE, BASED ON TYPE 4086B ESCC Detail Specification No. 9201/068

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS EXPANDABLE 4-WIDE 2-INPUT, AND-OR INVERTER GATE, BASED ON TYPE 4086B

ESA/SCC Detail Specification No. 9201/068



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	March 1992	Pomomens	Slat
Revision 'A'	October 1994	Tomomens	Hom
Revision 'B'	July 2000	Sa mill	Hom
Revision 'C'	May 2001	Sannit	- Home



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

	D:		CHANCE	Annuaria
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
			es Issue 1 and incorporates all modifications defined in and the following DCR's:-	
		Cover Page DCN	: Title Corrected	23516 None
		Para. 1.1	: First sentence amended to ", AND-OR Inverter Gate,"	23516
		Para. 1.10	: Last sentence rewritten to include ESD Class and Critical Path Failure Voltage	23385
		Table 1(a)	: Table amended: Lead Material and/or Finish amended	22398 23465
		Table 1(b)	: No. 9, package soldering temperatures changed: Notes - Note 6 added	22314 22314
1		Figure 2(a)	: Table corrected	23247
		Table 2(b)	: "CKT A" deleted from Title	22398 22398
		Figure 2(d)	: Figure deleted in toto : Title amended to "2(c)"	22398
		rigule 2(u)	: Table Corrected	23247
		Notes to Figures	: In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(b)	: Existing Note Standardised	23516
			: New Note 2 added	23516
		Figure 3(c)	: Pin 7 and 14 entry and Input Protection Network deleted	23516
		Figure 3(e)	: Drawing Corrected	23516
1		Para. 4.2.2	: Deviation deleted, "None." added	22360/
		Para. 4.2.4	: Deviation deleted, "None." added	21048 22919
		Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465
		1	: Third sentence amended to read "2(c)"	22398
]		Tables 2, 3(a), (b)	: No. 33, in Conditions, "V _{OUT} = Open" added	23516
		Table 2	: No. 44, in Conditions, "All Other Gates:V _{IN} = 0Vdc" added	23516
			: Nos. 48 to 57, Limits Column amended	22398
			: Nos. 58 to 67, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto	
		Table 3(a)	: No. 40, in Conditions, GN corrected to "EN"	23516
		Table 3(b)	: No. 32 to 39 corrected to "37 to 39"	23516
1		Figure 4(a)	: No. 41, in Conditions, GN corrected to "EN"	23516
		Figure 4(a) Figures 4(g), (h)	: Pin 4 and "NC" entry deleted : Figures amended	23516 23076
1]	Figures 4(g), (fi)	: Note deleted	23516
		Figures 4(k), (l)	: Input Conditions specified	23516
1		Figures 4(m), (n)		23516
		Figure 4(p)	: Timing Waveforms corrected	23162
1		Tables 5(a), (b)		23162
1		Figures 5(a), (b)	: Titles amended	23162
1			: Resistor values deleted	23516
		Para. 4.8.4 and 4.8.5	: Reference to Table and Figure amended to "5(c)"	23516
1	1	1		
		<u></u>		



Rev. 'C'

PAGE 2A

ISSUE 2

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
		Table 6 : Title amended : Nos. 34 to 36, "N-Channel" added to Characteristics : No. 42, min. Limit deleted and max. Limit added : No. 44, max. Limit deleted and min. Limit added	23516 23516 23516 23516	
'A'	Oct. '94	P1. Cover page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P8. Figure 2(b) : Drawing altered : Dimension F (Max) amended P10. Notes : Note 7 added P15. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended	None None 221049 23540 23540 23540 23539 221049	
'B'	Jul. '00	P1. Cover page P2A. DCN P6. Table 1(a) : Variants 08 and 09 added P7. Figure 2(a) : Side elevation amended : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles P15. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567	
'C'	May '01	P1. Cover page: Page count incremented by 1 P2A. DCN P4. T of C: Appendices entry amended P5. Para. 1.3: New sentence added P6. Table 1(b): No. 8, Maximum temperature amended P41. Para. 4.8.6: Last sentence deleted, new text added P43. Appendix 'A': Appendix added	221602 None 221602 221602 221602 221602 221602	



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	14
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16
4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6.3	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for H.T.R.B. and Burn-in	16
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	16
4.8	Environmental and Endurance Tests	41
4.8.1	Electrical Measurements on Completion of Environmental Tests	41
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	41
4.8.3	Electrical Measurements on Completion of Endurance Tests	41
4.8.4	Conditions for Operating Life Test	41
4.8.5	Electrical Circuits for Operating Life Tests	41
4.8.6	Conditions for High Temperature Storage Test	41



Rev. 'C'

PAGE 4 ISSUE 2

TABL	<u>ES</u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	26
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Burn-in Dynamic	38
6	Electrical Measurements on Completion of Environmental Tests and	42
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	RES CONTRACTOR CONTRAC	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	29
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Burn-in Dynamic	40
ΔPPF	NDICES (Applicable to specific Manufacturers only)	
<u>'Δ'</u>	Agreed Deviations for STMicroelectronics (F)	43



Rev. 'C'

PAGE 5

ISSUE 2

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Expandable 4-Wide 2-Input, AND-OR Inverter Gate, having fully buffered outputs, based on Type 4086B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6 ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l _{IN}	10	mA	-
4	D.C. Output Current	±1 ₀	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

- 1. Device is functional from + 3V to + 15V with reference to VSS.
- 2. $V_{DD} + 0.5V$ should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Rev. 'B'


PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	_	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	

NOTES: See Page 10.




Rev. 'A'

PAGE 8 ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
e ₁	15.11	15.37	
e ₂	7.62	8.12	
F	7.11	7.75	
1	-	3.70	
K	10.90	12.10	

NOTES: See Page 10.




Rev. 'B'

PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIVISIONS	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN.	MAX.	T NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



Rev. 'B'


PAGE 11

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14

CHIP CARRIER PIN OUTS 2 4 5 6 7 9 10 12 14 15 16 17 19 20

FIGURE 3(b) - TRUTH TABLE

					INF	PUTS				OUTPUT
Α	B C D E F G H INH/EXP EN/EXP								EN/EXP	J
L	L	L	L	L	L	L	L	L	Н	Н
н	Н	Х	Х	х	Х	Х	Х	L	Н	L
x	Х	Х	Х	Х	Х	Х	Х	х	L	L
Х	Х	Х	Х	Х	Х	Х	Х	Н	X	L


- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.
- 2. J = INHIBIT + ENABLE + AB + CD + EF + GH



PAGE 12

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC





PAGE 13

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 14

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'B'

PAGE 15

ISSUE 2

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920106801B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 9	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
10 to 19	Input Current Low Level	I₁∟	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-50	nA
20 to 29	Input Current High Level	I _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	1 18 4	ITC	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP	LIM		UNIT
	-		883		C = CCP)	MIN	MAX	
33	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{OUT} = Open V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	14.95	-	V
34 to 36	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V _{OUT} = 0.4Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	0.51	-	mA
37 to 39	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	3.4	-	mA ,
40	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 5Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.51	-	mA
41	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 15Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-3.4	-	mA



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHADACTEDICTION	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	ı	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc$, $V_{IH} = 11Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pin D/F 3) (Pin C 5)	1	1.5	V
44	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	·	V
45	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	13.5	-	V
46	Threshold Voltage N-Channel	V _{THN}	-	4(k)	B Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
47	Threshold Voltage P-Channel	V _{THP}	_	4(I)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10 μ A (Pin D/F 14) (Pin C 20)	0.7	3.0	V

PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
48 to 57	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(m)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	•	-2.0	V
58 to 67	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(n)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	3.0	-	V



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olviii
68 to 77	Input Capacitance	C _{IN}	3012	4(0)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 5 (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	7.5	pF
78	Propagation Delay Low to High (Data)	t₽LH1	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 Pins D/F Pins C 1 to 3 2 to 5	-	650	ns
79	Propagation Delay High to Low (Data)	tPHL1	3003	4(p)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test) = Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (All Other Inputs)} \\ &= 5 \text{Vdc} \\ &V_{\text{DD}} = 5 \text{Vdc}, V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 6} \\ &\frac{\text{Pins D/F}}{1 \text{ to 3}} \qquad \frac{\text{Pins C}}{2 \text{ to 5}} \end{aligned}$	-	400	ns
80	Propagation Delay Low to High (Inhibit)	^t PLH2	3003	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 10 to 3	-	450	ns
81	Propagation Delay High to Low (Inhibit)	tPHL2	3003	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 10 to 3 15 to 5	-	250	ns



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
82	Transition Time Low to High	tт∟н	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns
83	Transition Time High to Low	t _{THL}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

V_{OH}≥V_{DD} - 0.5Vdc V_{OL}≤0.5Vdc

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	j
3 to 9	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	15	μА
10 to 19	Input Current Low Level	1 _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	•	-100	nA
20 to 29	Input Current High Level	Ιιн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	100	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V



PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

36	OLIA DA OTERIOTIO	0)(4)(0)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{OUT} = Open V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	14.95	1	V
34 to 36	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, \ V_{SS} = 0Vdc$ Note 4 (Pin D/F 3) (Pin C 5)	0.36	1	mA
37 to 39	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	2.4	-	mA
40	Output Drive Current P-Channel	l _{OH1}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 5Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.36	-	mA
41	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 15Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-2.4	-	mA



PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS MIN MAX - 0.5 1.5 4.5 13.5 -0.3 -3.5	UNIT	
NO.	OTAL MOTERIORIO	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0,111
42	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	ı	1.5	V
44	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	•	V
45	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: $V_{IL} = 4Vdc$, $V_{IH} = 11Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pin D/F 3) (Pin C 5)	13.5	-	V
46	Threshold Voltage N-Channel	V _{THN}	-	4(k)	B Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
47	Threshold Voltage P-Channel	V _{THP}	_	4(I)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10 μ A (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 26

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LiM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	<u>-</u>
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	•
3 to 9	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
10 to 19	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-50	nA
20 to 29	Input Current High Level	ίн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V



PAGE 27

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	O LA DA OTERIOTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: $V_{IN} \text{ (EN/EXP)} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 3) (Pin C 5)	14.95	-	V
34 to 36	Output Drive Current N-Channel	l _{OL1}	- 4(g) G		Gate Under Test: Input Conditions as per Note to Figure 4(g) V _{OUT} = 0.4Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	0.64	1	mA
37 to 39	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	4.2	ı	mA
40	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 5Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.64	-	mA
41	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V _{IN} (EN/EXP) = 15Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-4.2	-	mA



PAGE 28

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

110	OLIADA OTEDIOTION	OVARDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: $V_{IL} = 4Vdc$, $V_{IH} = 11Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pin D/F 3) (Pin C 5)	,	1.5	V
44	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	-	V
45	Input Voltage High Level (Noise Immunity)	V _{IH2}	_	4(j)	Gate Under Test: $V_{IL} = 4Vdc$, $V_{IH} = 11Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pin D/F 3) (Pin C 5)	13.5	_	V
46	Threshold Voltage N-Channel	V _{THN}	-	4(k)	B Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
47	Threshold Voltage P-Channel	V _{THP}	-	4(I)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10 μ A (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 29

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		•••		F	N NI	IUME	BERS	3				D.C.	SUPPLY
NO.	1	2	3	5	6	8	9	10	11	12	13	7	14
0	0	0	1	0	0	0	0	0	1	0	0	0	V_{DD}
1	1	0	1	1	0	1	0	0	1	1	0		
2	0	1	1	0	1	0	1	0	1	0	1∙		
3	1	1	0	0	0	0	0	0	1	0	0		
4	0	0	0	0	0	0	0	0	1	1	1		
5	0	0	0	1	1	0	0	0	1	0	0		
6	0	0	0	0	0	1	1	0	1	0	0		
7	1	1	0	1	1	1	1	0	0	1	1		
8	0	0	0	1	1	1	1	0	0	1	1		
9	1	1	0	1	1	1	1	0	0	0	0		:
10	0	0	0	1	1	1	1	0	0	0	0		ļ
11	1	1	0	0	0	1	1	0	0	1	1		
12	0	0	0	0	0	1	1	0	0	1	1		
13	1	1	0	0	0	1	1	0	0	0	0		
14	0	0	Ō	0	0	1	1	0	0	0	0		ľ
15	1	1	0	1	1	0	0	0	0	1	1		j 1
16	0	0	0	1	1	0	0	0	0	1	1		
17	1	1	0	1	1	0	0	0	0	0	0		
18	0	0	0	1	1	0	0	0	0	0	0		
19	1	1	0	0	0	0	0	0	0	1	1		ì
20	0	0	0	0	0	0	0	0	0	1	1		
21	1	1	0	0	0	0	0	0	0	0	0		
22	0	0	0	0	0	0	0	0	0	0	0		
23	1	1	0	1	1	1	1	0	1	1	1	1	
24	0	0	0	1	1	1	1	0	1	1	1		
25	1	1	0	1	1	1	1	0	1	0	0		
26	0	0	0	1	1	1	1	0	1	0	0		
27	1	1	0	0	0	1	1	0	1	1	1		
28	0	0	0	0	0	1	1	0	1	1	1		
29	1	1	0	0	0	1	1	0	1	0	0		
30	1	1	0	1	1	0	0	0	1	1	1		
31	0	0	0	1	1	0	0	0	1	1	1		
32	1	1	0	1	1	0	0	0	1	0	0		
33	1	1	0	0	0	0	0	0	1	1	1		
34	0	0	0	0	0	0	0	1	1	0	0		
35	0	0	0	0	0	0	0	1	0	0	0	V	*

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



PAGE 30

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

		PIN NUMBERS								D.C. SUPPLY			
PATTERN NO.		INPUTS OUTPUT						5.0.001711					
	1	2	5	6	8	9	10	11	12	13	3	7	14
0	0	1	0	1	0	1	0	1	0	1	X	V _{SS}	V_{DD}
1	1	0	1	0	1	0	0	0	1	0	Х	l	
2	1	1	0	0	0	0	0	1	0	0	Х		
3	0	0	1	1	0	0	0	1	0	0	Х		
4	0	0	0	0	1	1	0	1	0	0	Х		
5	0	0	0	0	0	0	0	1	1	1	Х		
6	0	0	0	0	0	0	1_	1	0	0	Х	+	\

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.


PAGE 31

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE





FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

 V_{OL} is tested with the following Input Conditions applied in turn:-

 V_{SS}

- (i) Input Inhibit = 0Vdc All Other Inputs = 15Vdc.
- (ii) All Inputs = 0Vdc.
- (iii) All Inputs = 15Vdc.

- 1. Input EN/EXP = 15Vdc
- 2. V_{IN} (All Other Inputs) = 0Vdc




PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


- 1. I_{OL} is tested with the following Input Conditions applied in turn:-
 - (i) Input Inhibit = 0Vdc All Other Inputs = 5Vdc or 15Vdc.
 - (ii) All Inputs at 0Vdc.
 - (iii) All Inputs at 5Vdc or 15Vdc.


NOTES

- 1. Input EN/EXP = 5Vdc or 15Vdc.
- 2. V_{IN} (All Other Inputs) = 0Vdc.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE

FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE







PAGE 33

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL






FIGURE 4(m) - INPUT CLAMP VOLTAGE (TO VSS)

FIGURE 4(n) - INPUT CLAMP VOLTAGE (TO VDD)





NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 35


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.



PAGE 36

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 9	Quiescent Current	l ^{DD}	As per Table 2	As per Table 2	±75	nA
34 to 36	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
40	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
46	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
47	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 37

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V _{IN}	V_{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 38

ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-6-9-11-13) (Pins C 2-9-14-16-19)	ViN	V_{DD}	Vdc
4	Inputs - (Pins D/F 2-5-8-10-12) (Pins C 4-7-12-15-17)	V _{IN}	V _{GEN}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k <u><</u> f <1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


^{1.} Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 39

ISSUE 2


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 40

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 41

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 42

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	INTERMEDIA	IE PONVIS	S AND ON COMIT	LE HON OF END	MARIOL 11	-011110		
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN MAX		UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-		-
3 to 9	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	-	-	nA
10 to 19	Input Current Low Level	lιL	As per Table 2	As per Table 2	-	-	-50	nA
20 to 29	Input Current High Level	lін	As per Table 2	As per Table 2	-	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
34 to 36	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	_	-	%
37 to 39	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	<u>-</u>	%
40	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	<u>-</u>	-	%
41	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
42	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	_	-	0.5	V
44	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
46	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
47	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



Rev. 'C'

PAGE 43

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.