

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 4-INPUT OR GATES, BASED ON TYPE 4072B

ESCC Detail Specification No. 9201/082

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 46

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 4-INPUT OR GATES, BASED ON TYPE 4072B

ESA/SCC Detail Specification No. 9201/082



# space components coordination group

		Appro	Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 3	July 2001	71.)00	Am		



PAGE 2

ISSUE 3

#### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter Date Reference Ltem Approved DCR No  This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:-  Cover page DCN Para: 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para: 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added 221602 221602 221602
Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:-  Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added  Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following None 221602 221602



PAGE 3

ISSUE 3

#### **TABLE OF CONTENTS**

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1 4.5.2	General Lead Identification	16
4.5.2 4.5.3		16
4.5.4	The SCC Component Number Traceability Information	17
4.6	Electrical Measurements	17
4.6.1		17
4.6.2	Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for H.T.R.B. and Burn-in	17
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	17
4.8	Environmental and Endurance Tests	17
4.8.1	Electrical Measurements on Completion of Environmental Tests	44 44
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	44 44
4.8.3	Electrical Measurements on Completion of Endurance Tests	44 44
4.8.4	Conditions for Operating Life Test	44
4.8.5	Electrical Circuits for Operating Life Tests	44
4.8.6	Conditions for High Temperature Storage Test	- 44 - 44



PAGE 4 ISSUE 3

TABLES	<u>3</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
04:1	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	40
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	45
FIGURE	<u>s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPENE	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	46



PAGE

ISSUE 3

5

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual-4-Input OR gate, having fully buffered outputs, based on Type 4072B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 <u>INPUT PROTECTION NETWORK</u>

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

3

ISSUE

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO	CHARACTERISTICS	SYMBOL	MAXIMUM RATING	UNIT	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to +18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Note 2 Power on
3	D.C. Input Current	±I <sub>IN</sub>	10	mA	•
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to V<sub>SS</sub>.
- 2. VDD +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIM	NOTES	
STWIBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 3

#### **FIGURE 2 - PHYSICAL DIMENSIONS (CONT)**

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
θ <sub>1</sub>	15.11	15.37	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.75	
I	-	3.70	
K	10.90	12.10	




PAGE

ISSUE 3

9

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVIZITORONO	MIN	MAX	NOTES
A A1 B C C <sub>1</sub> D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f a	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
f, g h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL TYPICAL	6 5




PAGE

ISSUE 3

10

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



	MILLIM		
SYMBOL	***************************************	LITTLO	NOTES
	MIN.	MAX.	
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TYPICAL		4
G	0.38	0.48	3
H	0.60	0.90	3
K	9.00 TY		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 12

ISSUE 3


#### FIGURE 3(a) - PIN ASSIGNMENT





**TOP VIEW** 

#### CHIP CARRIER PACKAGE



**TOP VIEW** 

FLAT PACKAGE, SO AND DUAL-IN-LINE- TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

**DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 

#### FIGURE 3(b) - TRUTH TABLE (ONE GATE ONLY)

	TRUTH TABLE				
INPUTS				OUTPUTS	
Α	В	С	D	Υ	
H L H L H L H L H L H L H L H L	エエーーエエーーエエーーエエーー	T T T T J J J J T T T T T J J J	IIIIIII		

**NOTES** 1. Positive Logic: Y = A + B + C + D.

2. Logic Level Definition: L = Low Level, H = High Level.



PAGE 13

ISSUE 3

#### FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)





FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)






PAGE 14

ISSUE 3

#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 15

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> - Input Clamp Voltage

P<sub>DSO</sub> - Single Output Power Dissipation

CKT - Circuit

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Paragraph 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-channel and then for the P-channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 parameter drift values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.

#### 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.



PAGE 16

ISSUE 3

#### 4.3. MECHANICAL REQUIREMENTS

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4. MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead identification.
- (b) The SCC Component Number.
- (c) Traceability information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 17

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC component number which shall be constituted and marked as follows:-

	9201082018
Detail Specification Number	
Type variant, as applicable	
Testing level (B or C, as appr	ropriate) ————————————————————————————————————

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at Tamb =  $\pm 22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0, -5)$  °C and -55 (+5, -0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 18

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -d.c. PARAMETERS

_								
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify truth table without load.  V <sub>DD</sub> = 3Vdc  V <sub>SS</sub> = 0Vdc  Notes 1 and 2.	-	-	-
2	Functional Test	-	-	4(a)	Verify truth table without load.  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  Notes 1 and 2.	-	ı	-
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \ V_{DD} = 15Vdc \ V_{SS} = 0Vdc \ Note 3 \ (Pin D/F 14) \ (Pin C 20)$	-	100	nA
8 to 15	Input Current Low Level	lıL	3009	4(c)	$V_{IN}$ (under Test) = 0Vdcdc $V_{IN}$ (remaining inputs) = 15Vdc $V_{DD}$ = 15Vdc $V_{SS}$ = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	1	-50	nA
16 to 23	Input Current High Level	lін	3010	4(d)	V <sub>IN</sub> (under Test) = 15Vdc V <sub>IN</sub> (remaining inputs) = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 2-3-4-5-9- 10-11-12) (Pins C 4-5-6-7-14- 15-16-17)	-	50	nA
24 to 25	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate under Test:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	1	0.05	V



PAGE 19

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -d.c. PARAMETERS (CONT)

				T				
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	1ITS	UNIT
			003		C = CCP)	MIN	MAX	
26 to 33	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(f) Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	14.95	-	V
34 to 35	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ Other gate: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.51	-	mA
36 to 37	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other gate: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	3.4	-	mA
38 to 45	Output Drive Current P-Channel	<sup>I</sup> ОН1	-	4(h)	Gate under test:  V <sub>IH</sub> = 5Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(h)  V <sub>OUT</sub> = 4.6Vdc Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc  V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 1-13)  (Pins C 2-19)	-0.51	-	mA



PAGE 20

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -d.c. PARAMETERS (CONT)

					r			
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C = CCP)	MIN	MAX	
46 to 53	Output Drive Current P-Channel	I <sub>OH2</sub>	•	4(h)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(h)  V <sub>OUT</sub> = 13.5Vdc Other gate:  V <sub>IN</sub> = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-3.4	-	mA
54 to 55	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate under test: (all inputs): V <sub>IN</sub> = 1.5Vdc Other gate: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	-	0.5	V
56 to 57	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate under test: (all inputs): $V_{IN} = 4Vdc$ Other gate: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	1.5	V
58 to 65	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate under test: $V_{IH} = 3.5 \text{Vdc}$ $V_{IL} = 1.5 \text{Vdc}$ Input conditions as per Table 4(j) Other gate: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ $V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-13) (Pins C 2-19)	4.5	-	V



PAGE 21

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -d.c. PARAMETERS (CONT)

		1	1				TENO (O	<i>-</i>
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP		IITS	UNIT
			883		C = CCP)	MIN	MAX	
66 to 73	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate under test:  V <sub>IH</sub> = 11Vdc  V <sub>IL</sub> = 4Vdc  Input conditions as per Table 4(j)  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	13.5	-	V
74	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	A input at Ground B, C, and D inputs connected to $V_{SS}$ All other inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(1)	A input at Ground All other inputs:  V <sub>IN</sub> = -5Vdc  V <sub>SS</sub> = -5Vdc  I <sub>DD</sub> = 10µA  (Pin D/F 14)  (Pin C 20)	0.7	3.0	٧
76 to 83	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(m)	$I_{IN}$ (under test) = -100 $\mu$ A $V_{DD}$ = Open $V_{SS}$ = 0Vdc All other Pins open (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	-2.0	V
84 to 91	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(n)	$V_{IN}$ (under test) = 6Vdc $V_{SS}$ = Open $R$ = 30K $\Omega$ All other Pins open (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	3.0	-	V



PAGE 22

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE -a.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C = CCP)	MIN	MAX	
92 to 99	Input Capacitance	C <sub>IN</sub>	3012	4(0)	$V_{\rm IN}$ (not under test) = 0Vdc $V_{\rm DD} = V_{\rm SS} = 0$ Vdc Note 5 (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	7.5	pF
100	Propagation Delay Low to High	tРLН	3003	4(p)	$\begin{array}{c} V_{IN} \ \ (\text{not under test}) \\ = \text{pulse generator} \\ V_{IN} \ \ (\text{all other inputs}) \\ = 5 \text{Vdc} \\ V_{DD} = 5 \text{Vdc} \\ V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \hline \frac{\text{Pins D/F}}{2 \text{ to 1}} \ \ \frac{\text{Pins C}}{4 \text{ to 2}} \end{array}$	-	200	ns
101	Propagation Delay High to Low	<sup>t</sup> PHL	3003	4(p)	$\begin{array}{ll} V_{IN} & (\text{not under test}) \\ = \text{pulse generator} \\ V_{IN} & (\text{all other inputs}) \\ = 5 \text{Vdc} \\ V_{DD} & = 5 \text{Vdc} \\ V_{SS} & = 0 \text{Vdc} \\ \text{Note 6} \\ \underline{Pins D/F} & \underline{Pins C} \\ 2 \text{ to 1} & 4 \text{ to 2} \\ \end{array}$	-	200	ns
102	Transition Time Low to High	tт∟н	3004	4(p)	V <sub>IN</sub> (not under test) = pulse generator V <sub>IN</sub> (all other inputs) = 5Vdc V <sub>DD</sub> = 5Vdc V <sub>SS</sub> = 0Vdc Note 6 (Pin D/F 1) (Pin C 2)	-	150	ns
103	Transition Time High to Low	t <sub>THL</sub>	3004	4(p)	V <sub>IN</sub> (under test) = pulse generator V <sub>IN</sub> (all other inputs) = 5Vdc V <sub>DD</sub> = 5Vdc V <sub>SS</sub> = 0Vdc Note 6 (Pin D/F 1) (Pin C 2)	-	150	ns



PAGE 23

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

#### **NOTES**

- 1. GO-NO-GO test, each pattern of test Table 4(a).  $V_{OH} \ge V_{DD}$  -0.5V,  $V_{OL} \le 0.5V$ .
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for lots where LAT level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE , + 125(+0, -5) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	:
1	Functional Test	-	-	4(a)	Verify truth table without load. V <sub>DD</sub> = 3Vdc V <sub>SS</sub> = 0Vdc Notes 1 and 2.	-	-	-
2	Functional Test	-	-	4(a)	Verify truth table without load.  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  Notes 1 and 2.	1	-	-
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 V dc$ $V_{IH} = 15 V dc$ $V_{DD} = 15 V dc$ $V_{SS} = 0 V dc$ Note 3 (Pin D/F 14) (Pin C 20)	1	1.0	μА
8 to 15	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	V <sub>IN</sub> (under Test) = 0Vdc V <sub>IN</sub> (remaining Inputs) = 15Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 2-3-4-5-9- 10-11-12) (Pins C 4-5-6-7-14- 15-16-17)	-	-100	nA
16 to 23	Input Current High Level	l <sub>IH</sub>	3010	<b>4</b> (d)	V <sub>IN</sub> (under Test) = 15Vdc V <sub>IN</sub> (remaining inputs) = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 2-3-4-5-9- 10-11-12) (Pins C 4-5-6-7-14- 15-16-17)	-	100	nA
24 to 25	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate under Test:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	1	0.05	V



PAGE 25

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0, -5) °C (CONT)

		<del> </del>		<u> </u>				
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	IITS	UNIT
			000		0 = 00F)	MIN	MAX	
26 to 33	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(f) Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	14.95	-	V
34 to 35	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $Other gate:$ $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ $Note 4$ (Pins D/F 1-13) (Pins C 2-19)	0.36	-	mA
36 to 37	Output Drive Current N-Channel	l <sub>OL2</sub>	-	<b>4</b> (g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other gate: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	2.4	-	mA
38 to 45	Output Drive Current P-Channel	<sup>I</sup> OH1	-	4(h)	Gate under test: $V_{IH} = 5Vdc$ $V_{IL} = 0Vdc$ Input conditions as per Table 4(h) $V_{OUT} = 4.6Vdc$ Other gate: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	-0.36	-	mA



PAGE 26

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0, -5) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883		C = CCP)	MIN	MAX	
46 to 53	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(h)  V <sub>OUT</sub> = 13.5Vdc Other gate:  V <sub>IN</sub> = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	-2.4	<del>-</del>	mA
54 to 55	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate under test: (all inputs): $V_{IN} = 1.5Vdc$ Other gate: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	0.5	V
56 to 57	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate under test: (all inputs): $V_{IN} = 4Vdc$ Other gate: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	1.5	V
58 to 65	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate under test: (all inputs): $V_{IH} = 3.5 \text{Vdc}$ $V_{IL} = 1.5 \text{Vdc}$ Input conditions as per Table 4(j) Other gate: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ $V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-13) (Pins C 2-19)	4.5	-	V

PAGE 27

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE , + 125(+0, -5) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
66 to 73	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	•	4(j)	Gate under test:  V <sub>IH</sub> = 11Vdc  V <sub>IL</sub> = 4Vdc Input conditions as per Table 4(j) Other gate:  V <sub>IN</sub> = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	13.5	-	V
74	Threshold Voltage N-Channel	$V_{THN}$	-	4(k)	A input at Ground B, C, and D inputs connected to V <sub>SS</sub> All other inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	A input at Ground All other inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc I <sub>DD</sub> = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 28

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE , -55(+5, -0) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify truth table without load.  V <sub>DD</sub> = 3Vdc  V <sub>SS</sub> = 0Vdc  Notes 1 and 2.	1	-	-
2	Functional Test	-	<u>.</u>	4(a)	Verify truth table without load.  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  Notes 1 and 2.	1	-	1
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \ V_{DD} = 15Vdc \ V_{SS} = 0Vdc \ Note 3 \ (Pin D/F 14) \ (Pin C 20)$	-	100	nA
8 to 15	Input Current Low Level	I₁∟	3009	4(c)	$V_{IN}$ (under Test) = 0Vdc $V_{IN}$ (remaining inputs) = 15Vdc $V_{DD}$ = 15Vdc $V_{SS}$ = 0Vdc (Pins D/F 2-3-4-5-9-10-11-12) (Pins C 4-5-6-7-14-15-16-17)	-	-50	nA
16 to 23	Input Current High Level	Ιιн	3010	4(d)	V <sub>IN</sub> (under Test) = 15Vdc V <sub>IN</sub> (remaining inputs) = 0Vdc V <sub>DD</sub> = 15Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 2-3-4-5-9- 10-11-12) (Pins C 4-5-6-7-14- 15-16-17)	1	50	nA
24 to 25	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate under Test:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	-	0.05	V



PAGE 29

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55( + 5, -0) °C (CONT)

		1	T .					<del></del>
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			000		C = CCP)	MIN	MAX	
26 to 33	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc  Input conditions as per Table 4(f)  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = Open  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	14.95	-	V
34 to 35	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate under test: (all inputs):  V <sub>IN</sub> = 0Vdc  V <sub>OUT</sub> = 0.4Vdc  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc  V <sub>SS</sub> = 0Vdc  Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.64	-	mA
36 to 37	Output Drive Current N-Channel	lol2	-	4(g)	Gate under test: (all inputs): $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other gate: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	4.2	-	mA
38 to 45	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	Gate under test:  V <sub>IH</sub> = 5Vdc  V <sub>IL</sub> = 0Vdc Input conditions as per Table 4(h)  V <sub>OUT</sub> = 4.6Vdc Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc  V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 1-13)  (Pins C 2-19)	-0.64	-	mA



PAGE 30

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5, -0) °C (CONT)

		T	<del></del>	E		<del>,</del>		
NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883		C = CCP)	MIN	MAX	
46 to 53	Output Drive Current P-Channel	I <sub>OH2</sub>	•	4(h)	Gate under test:  V <sub>IH</sub> = 15Vdc  V <sub>IL</sub> = 0Vdc  Input conditions as per Table 4(h)  V <sub>OUT</sub> = 13.5Vdc  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 1-13)  (Pins C 2-19)	-4.2	-	mA
54 to 55	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate under test: (all inputs): V <sub>IN</sub> = 1.5Vdc Other gate: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc V <sub>SS</sub> = 0Vdc (Pins D/F 1-13) (Pins C 2-19)	-	0.5	V
56 to 57	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate under test: (all inputs): $V_{IN} = 4Vdc$ Other gate: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ $V_{SS} = 0Vdc$ (Pins D/F 1-13) (Pins C 2-19)	-	1.5	V
58 to 65	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate under test:  V <sub>IH</sub> = 3.5Vdc  V <sub>IL</sub> = 1.5Vdc  Input conditions as per Table 4(j)  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	4.5	-	V



PAGE 31

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE , -55( + 5, -0) °C (CONT)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIGURE	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMITS		V
			883		C = CCP)	MIN	MIN MAX	
66 to 73	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	<b>4(j)</b>	Gate under test:  V <sub>IH</sub> = 11Vdc  V <sub>IL</sub> = 4Vdc  Input conditions as per Table 4(j)  Other gate:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc  V <sub>SS</sub> = 0Vdc  (Pins D/F 1-13)  (Pins C 2-19)	13.5	-	V
74	Threshold Voltage N-Channel	$V_{THN}$	-	4(k)	A input at Ground B, C, and D inputs connected to V <sub>SS</sub> All other inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	A input at Ground All other inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc I <sub>DD</sub> = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 32

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	I NU	MBEI	RS					D.C. S	SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	0	0	0	0	NC	NC	0	0	0	0	0	0	$V_{\mathrm{DD}}$
2	1	1	0	0	0	NC	NC	1	0	0	0	1		
3	1	0	1	0	0	NC	NC	0	1	0	0	1		
4	1	1	1	0	0	NC	NC	1	1	0	0	1		
5	1	0	0	1	0	NC	NC	0	0	1	0	1		
6	1	1	0	1	0	NC	NC	1	0	1	0	1		
7	1	0	1	1	0	NC	NC	0	1	1	0	1		
8	1	1	1	1	0	NC	NC	1	1	1	0	1		
9	1	0	0	0	1	NC	NC	0	0	0	1	1		
10	1	1	0	0	1	NC	NÇ	1	0	0	1	1		
11	1	0	1	0	1	NC	NC	0	1	0	1	1		
12	1	1	1	0	1	NC	NC	1	1	0	1	1		
13	1	0	0	1	1	NC	NC	0	0	1	1	1		
14	1	1	0	1	1	NC	NC	1	0	1	1	1		
15	1	0	1	1	1	NC	NC	0	1	1	1	1		
16	1	1	1	1	1	NC	NC	1	1	1	1	1		<b>V</b>

#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

		PIN NUMBERS										
PATTERN NO.	INPUTS								OUT- D.C. SU PUTS		SUPPLY	
	2	3	4	5	9	10	11	12	1	13	7	14
1	0	0	0	0	0	0	0	0	Х	Х	V <sub>SS</sub>	V <sub>DD</sub>
2	1	0	0	0	1	0	0	0	Х	х	155	\ 
3	0	1	0	0	0	1	0	0	Х	х		
4	0	0	1	0	0	0	1	0	х	х		
. 5	0	0	0	1	0	0	0	1	х	х		. ↓

#### NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't care.



PAGE 33


ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

# REMAINING OUTPUTS OPEN V<sub>DD</sub> OUTPUTS OPEN V<sub>SS</sub>

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE CURRENT



#### NOTES

1. Each output to be tested separately.

TABLE 4(f)

TEST NO.	INPL	JTS	(ONE GATE)		
	Α	В	С	D	
1	0	1	1	1	
2	1	0	1	1	
3	1	1	0 -	1	
4	1	1	1	0	

NOTES 1. Logic level '0' =  $V_{IL}$ , '1' =  $V_{IH}$  2. Each output to be tested separately.




PAGE 34

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

#### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**

1. Each output to be tested separately.

TABLE 4(h)

TEST NO.	INP	UTS	(ONE GATE)		
TEOT NO.	Α	В	С	D	
1	0	1	1	1	
2	1	0	1	1	
3	1	1	0	1	
4	1	1	1	0	

#### NOTES

- 1. Logic level '0' =  $V_{IL}$ , '1' =  $V_{IH}$
- 2. Each output to be tested separately.




PAGE 35


ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

## FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE



## FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE



## **NOTES**

1. Each input to be tested separately.

TABLE 4(j)

TEST NO.	INPUTS		(ONE GATE)		
TEST NO.	A	В	С	D	
1	1	0	0	0	
2	0	1	0	0	
3	0	0	1	0	
4	0	0	0	1	

- Logic level '0' = V<sub>IL</sub>, '1' = V<sub>IH</sub>
   Each input to be tested separately.



PAGE 36

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

## FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

## FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(m) - INPUT CLAMP VOLTAGE (TO VSS)



#### **NOTES**

1. Each input to be tested separately.




PAGE 37

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)


## FIGURE 4(n) - INPUT CLAMP VOLTAGE (TO VDD)



#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(o) - INPUT CAPACITANCE



#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100KHz to 1MHz




PAGE 38

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

## FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME




PAGE 39

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT)

#### **VOLTAGE WAVEFORMS**



 $\underline{\text{NOTES}}$  1. Pulse Generator -  $V_P$  = 0 to  $V_{DD}$  ,  $t_r$  and  $t_f~\leq~15\text{ns, f}$  = 500KHz.



PAGE 40

ISSUE 3

## **TABLE 4 - PARAMETER DRIFT VALUES**

NO	CHARACTERISTICS	SYMBOL	SPEC AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 50	nA
34 to 35	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
38 to 45	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
74	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V

 $\underline{\textbf{NOTES}}$  1. Percentage of limit value if voltage is the measurement function.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0, -5)	°C
2	Outputs - (Pins D/F 1-13) - (Pins C 2-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-3-4- 5-9-10-11-12) - (Pins C 4-5-6-7- 14-15-16-17)		Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input load = protection resistor =  $2K\Omega$  min. to  $47K\Omega$  max.



PAGE 41

ISSUE 3

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0, -5)	°C
2	Outputs - (Pins D/F 1-13) - (Pins C 2-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-3-4- 5-9-10-11-12) - (Pins C 4-5-6-7- 14-15-16-17)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

## TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0, -5)	°C	
2	Outputs - (Pins D/F 1-13) - (Pins C 2-19)	V <sub>OUT</sub>	V <sub>DD/2</sub>	-	
3	Inputs - (Pins D/F 2-4-9-11) - (Pins C 4-6-14-16)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc	
4	4 Inputs - (Pins D/F 3-5-10-12) - (Pins C 5-7-15-17)		$V_{\sf GEN}$	Vac	
5	5 Pulse Voltage		0V to V <sub>DD</sub>	Vac	
6	6 Pulse Frequency Square Wave		50K≤f<1M 50% duty cycle	Hz	
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)		15	Vdc	
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc -	

#### **NOTES**

1. Input load = output load =  $2K\Omega$  min. to  $47K\Omega$  max.


<sup>1.</sup> Input load = protection resistor =  $2K\Omega$  min. to  $47K\Omega$  max.



PAGE 42


ISSUE 3

## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, **N-CHANNELS**



 $\frac{\text{NOTES}}{\text{1. Pin numbers in parenthesis are for the chip carrier package.}}$ 

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, **P-CHANNELS**




**NOTES**1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 43

ISSUE 3

#### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



 $\underline{\text{NOTES}}_{\text{T. Pin numbers in parenthesis are for the chip carrier package.}$ 



PAGE 44

ISSUE 3

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.81 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.83 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 45

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING							
NO	CHARACTERISTICS	SYMBOL	SPEC AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test		As per Table 2	As per Table 2	-	-	-	-
3 to 7	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 50	-	-	nA
8 to 15	Input Current Low Level	Ι <sub>Ι</sub> L	As per Table 2	As per Table 2	-	-	-50	nA
16 to 23	Input Current High Level	lιΗ	As per Table 2	As per Table 2	-	<del>-</del>	50	nA
24 to 25	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
26 to 33	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
34 to 35	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
36 to 37	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
38 to 45	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
46 to 53	Output Drive Current P-Channel	I <sub>ОН2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
54 to 55	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	-	0.5	٧
58 to 65	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	-	٧
74	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3		-	٧
75	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	<b>.</b>	٧

**NOTES** 1. Percentage of limit value if voltage is the measured function.



PAGE 46

ISSUE 3

## APPENDIX 'A'

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4 Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		