

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL COMPLEMENTARY PAIR PLUS INVERTER, HAVING UNBUFFERED OUTPUTS BASED ON TYPE 4007uB ESCC Detail Specification No. 9202/038

ISSUE 1 October 2002





ESCC Detail Specification

PAGE ii

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL COMPLEMENTARY PAIR PLUS INVERTER, HAVING UNBUFFERED OUTPUTS BASED ON TYPE 4007uB ESA/SCC Detail Specification No. 9202/038



space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 4	July 2000	Sa (moth	Hoom	
Revision 'A'	May 2001	Sa mit	Am	



Rev. 'A'

PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

<u> </u>	DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.			
		This Issue supersedes Issue 3 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 3 and the changes agreed in the following DCR's:- Cover page DCN Table 1(a) : Variants 08 and 09 added Figure 2(a) : Side elevation amended : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Figure 2(d) : New page added Notes to Figures : Title amended Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567			
'A'	May '01	P1. Cover page : Page count incremented by 1 P2. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(b) : No. 8, Maximum temperature amended P42. Para. 4.8.6 : Last sentence deleted, new text added P44. Appendix 'A' : Appendix added	221602 None 221602 221602 221602 221602			



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	` 5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Mode Select Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	42
4.8.1	Electrical Measurements on Completion of Environmental Tests	42
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	42
4.8.3	Electrical Measurements on Completion of Endurance Tests	42
4.8.4	Conditions for Operating Life Test	42
4.8.5	Electrical Circuits for Operating Life Tests	42
4.8.6	Conditions for High Temperature Storage Test	42



Rev. 'A'

PAGE 4

ISSUE 4

TABL	<u>ES</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	38
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	38
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Conditions for Burn-in Dynamic	39
6	Electrical Measurements on Completion of Environmental Tests and	43
	at Intermediate Points and on Completion of EnduranceTests.	
FIGU	<u>res</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Mode Select Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Electrical Circuit for Burn-in Dynamic	41
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	44



Rev. 'A'

ISSUE 4

5

PAGE

1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual Complementary Pair plus Inverter, having unbuffered outputs, based on Type 4007uB. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 MODE SELECT TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'A'

ISSUE 4

6

PAGE

TABLE 1a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	•
4	D.C. Output Current	± l _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP for CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIM	NOTES	
OTIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14 -PIN






PAGE 9

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIN	MILLIMETRES		
	MIN	MAX	NOTES	
A A1 B C C1 D D1 d, d1	1.14 1.63 0.55 1.06 1.91 8.67 7.21	1.95 2.36 0.72 1.47 2.41 9.09 7.52 TYPICAL	3 3	
d2 E E1 e, e1 e2	7.62 8.67 7.21 1.27 7.62	TYPICAL 9.09 7.52 TYPICAL TYPICAL	4	
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5	




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTES	
	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	C 1.49 1.95		
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY		
L	10	10.65	
М	0.33	0.43	
N	4.31 TY		



PAGE 11

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 12


ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES - TOP VIEW



CHIP CARRIER PACKAGE - TOP VIEW



PAGE 13

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT (CONT'D)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14

CHIP CARRIER PIN OUTS 2 4 5 6 7 9 10 12 14 15 16 17 19 20

FIGURE 3(b) - MODE SELECT TABLE

PATTERN NO.	MODE	PIN CONNECTIONS
1	Triple Inverters	14 to 2 to 11; 8 to 13; 1 to 5; 4 to 7 to 9; Positive Logic Y=Ā
2	3-Input NOR Gate	13 to 2; 1 to11; 12 to 5 to 8; 7 to 4 to 9; Positive Logic Y = A + B + C
3	3-Input NAND Gate	1 to 2 to 13; 2 to <u>14 t</u> o11; 4 to 8; 5 to 9; Positive Logic Y=ABC
4	High Sink-Current Driver	6 to 3 to 10; 8 to 5 to 12; 11 to 14; 7 to 4 to 9
5	High Source-Current Driver	6 to 3 to 10; 13 to 1 to 12; 14 to 2 to 11; 7 to 9
6	High Sink and Source-Current Driver	6 to 3 to 10; 14 to 2 to 11; 7 to 4 to 9; 13 to 8 to 1 to 5 to 12
7	Dual bi-directional Transmission Gating	1 to 5 to 12; 2 to 9; 11 to 14; 8 to 13 to 10; 6 to3

PAGE 14

ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)






FIGURE 3(d) - FUNCTIONAL DIAGRAM



PAGE 15

ISSUE 4

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage.

P_{DSO} = Single Output Power Dissipation.

CKT = Circuit.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 4

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 4

02020201B

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>32020360113</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C. as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = $\pm 22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	TABLE 2 - ELECTRIC		TEST		TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	~	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	,	-
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
5 to 7	Input Current Low Level	\ <u> </u>	3009	4(c)	V _{IN} (Under Test) = 0Vdc V _{IN} (Remaining Inputs) = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)	-	-50	nA
8 to 10	Input Current High Level	ИН	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)	-	50	nA
11 to 13	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} = 15Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	0.05	V
14 to 16	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: $V_{IN} = 0Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	14.95	-	V



PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

110	OLIA DA OTEDIOTIOS	OVA/DOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINET
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
17 to 19	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	0.51	-	mA
20 to 22	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	3.4	-	mA
23 to 25	Output Drive Current P-Channel	ЮН1	-	4(h)	Gate Under Test: $V_{IN} = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-0.51	-	mA
26 to 28	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0$ Vdc $V_{OUT} = 13.5$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-3.4	-	mA
29 to 31	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i)	Gate Under Test: $V_{IN} = 1.0 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	4.5	-	V



PAGE 21

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	OLIA DA OTEDIOTIO	0)44701	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINET
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32 to 34	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: All Inputs: $V_{IN} = 2.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	13.5	-	V
35 to 37	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: $V_{IN} = 4.0 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	0.5	V
38 to 40	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: $V_{IN} = 12.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	1.5	V
41	Threshold Voltage N-Channel	V _{THN}	-	4(k)	Q3 Gates at Ground, Q2(N) Source and Q3(N) Source connected to V _{SS} All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
42	Threshold Voltage P-Channel	V _{THP}	-	4(1)	Q3 Gates at Ground, Q2(P) Source and Q3(P) Source connected to V _{DD} All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.0	V



PAGE 22

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
100.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	IIL-STD FIG. D/F = DIP AND FP		MIN	MAX	ONIT
43 to 45	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4 (m)	I_{IN} (Under Test) = -100μA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 3-6-10) (Pins C 5-9-15)	-	-2.0	V
46 to 48	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4 (n)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30K Ω ; (Pins D/F 3-6-10) (Pins C 5-9-15)	3.0	-	V

PAGE 23

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49 to 51	Input Capacitance	C _{IN}	3012	4(0)	V _{IN} (Not Under Test) = 0Vdc. V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 3-6-10) (Pins C 5-9-15)	-	7.5	pF
52	Propagation Delay Low to High	[‡] PLH	3003	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 6 and 7 Pins D/F Pins C 10 to 12 15 to 17	-	90	ns
53	Propagation Delay High to Low	^t PHL	3003	4(ρ)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 6 and 7 $\frac{Pins \ D/F}{10 \ to \ 12}$ $\frac{Pins \ C}{15 \ to \ 17}$	-	90	ns
54	Transition Time Low to High	tтьн	3004	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 6 and 7 (Pin D/F 12) (Pin C 17)	-	150	ns
55	Transition Time High to Low	tтнL	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 6 and 7 (Pin D/F 12) (Pin C 17)	-	150	ns



PAGE 24

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b)
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).
- 7. Test is conducted in the Inverter Mode.



PAGE 25

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	rs	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μA
5 to 7	Input Current Low Level	lιL	3009	4(c)	V _{IN} (Under Test) = 0Vdc V _{IN} (Remaining Inputs) = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)	-	-100	nA
8 to 10	Input Current High Level	ίн	3009	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)	-	100	nA
11 to 13	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} = 15Vdc All Other Gates: V_{IN} = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	0.05	V
14 to 16	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: $V_{IN} = 0$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{OUT} = 0$ pen $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	14.95	-	V



PAGE 26

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	OLIADA OTEDIOTIOS	0)(1470)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = GCP)	MIN	MAX	UNIT
17 to 19	Output Drive Current N-Channel	lOL1	-	4(g)	Gate Under Test: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	0.4	-	mA
20 to 22	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	3.1	-	mA
23 to 25	Output Drive Current P-Channel	l _{OH1}	•	4(h)	Gate Under Test: $V_{IN} = 0$ Vdc $V_{OUT} = 4.6$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-0.4	-	mA
26 to 28	Output Drive Current P-Channel	l _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0$ Vdc $V_{OUT} = 13.5$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-3.1	-	mA



PAGE 27

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

			TEST	B)	TEST CONDITIONS		IITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 31	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	- 4(i) Gate Under Test: V _{IN} = 1.0Vdc All Other Gates:V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)			-	ν
32 to 34	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(i)	Gate Under Test: All Inputs: $V_{IN} = 2.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	13.5	-	V
35 to 37	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(j)	Gate Under Test: $V_{IN} = 4.0Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	0.5	V
38 to 40	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: $V_{IN} = 12.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	1.5	V
41	Threshold Voltage N-Channel	Threshold Voltage V _{THN} - 4(k) O3 Gates at Cround		-0.3	-3.5	V		
42	Threshold Voltage P-Channel	V _{THP}	-	l	Q3 Gates at Ground, Q2(P) Source and Q3(P) Source connected to V _{DD} All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 28

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

	TABLE 3(b) - ELL							
		0.44001	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	UNI
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3V, V _{SS} = 0V Notes 1 and 2	-	-	-
2	Functional Test	-	- 4(a) Verify Truth Table without Load. V _{DD} = 15V, V _{SS} = 0V Notes 1 and 2		-	-	-	
3 to 4	Quiescent Current	l _{DD}				-	100	nA
5 to 7	Input Current Low Level	ow I_{IL} 3009 4(c) V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)			-	-50	nΑ	
8 to 10	Input Current High Level	ήн	3010	4(d) V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-6-10) (Pins C 5-9-15)		-	50	nA
11 to 13	Output Voltage Low Level			-	0.05	V		
14 to 16	to Level		3006	4(f)	Gate Under Test: $V_{IN} = 0$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{OUT} = 0$ Pen $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	14.95	-	V

PAGE 29

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5 -0) °C (CONT'D)

NO	OLIADA OTEDIOTION	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LIAUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
17 to 19	Output Drive Current N-Channel	V _{OUT} = 0.4Vdc All Other Gates: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)		0.8	-	mA		
20 to 22	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	5.4	-	mA
23 to 25	Output Drive Current P-Channel	Юн1	-	4(h)	Gate Under Test: $V_{IN} = 0$ Vdc $V_{OUT} = 4.6$ Vdc All Other Gates: $V_{IN} = 0$ Vdc $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-0.8	-	mA
26 to 28	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Notes 4 and 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-5.4	-	mA



PAGE 30

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0)°C (CONT'D)

3	TABLE 3(b) - ELECTRI	CAL MEAS	UREWENTS	AI LOV	V TEMPERATURE, -35(+3-			
		0.4470	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
29 to 31	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(i) Gate Under Test: $V_{IN} = 1.0 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)		4.5	-	V
32 to 34	Input Voltage Low Level (Noise Immunity)	V _{IL2}	(Pins C 7-12-17) 4(i) Gate Under Test: All Inputs: V _{IN} = 2.5Vdc All Other Gates:V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)		13.5	-	V	
35 to 37	Input Voltage High Level (Noise Immunity)	V _{lH1}	-	4(j)	Gate Under Test: $V_{IN} = 4.0 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	0.5	V
38 to 40	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(j)	Gate Under Test: $V_{IN} = 12.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 7 (Pins D/F 5-8-12) (Pins C 7-12-17)	-	1.5	V
41	Threshold Voltage N-Channel	V _{THN}	-	4(k)	Q3 Gates at Ground, Q2(N) Source and Q3(N) Source connected to V _{SS} All Other Inputs:V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
42	Threshold Voltage P-Channel	V _{THP}	-	4(1)	Q3 Gates at Ground, Q2(P) Source and Q3(P) Source connected to V _{DD} All Other Inputs:V _{IN} = - 5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.5	V

PAGE 31

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	NUN	ИВЕГ	เร					D.C. SUPPLY		
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14	
1	1	0	0	0	1	0	1	0	0	0	1	1	0	V_{DD}	
2	1	0	0	0	1	0	1	0	1	0	0	1		İ	
3	0	0	1	0	0	0	1	0	0	0	1	1			
4	0	0	1	0	0	0	1	0	1	0	0	1			
5	1	0	0	0	1	1	0	0	0	0	1	0			
6	1	0	0	0	1	1	0	0	1	0	0	0			
7	0	0	1	0	0	1	0	0	0	0	1	0	1		
8	0	0	1	0	0	1	0	0	1	0	0	0			
9	0	0	0	0	0	0	0	0	0	0	1	0	\ \	V	

NOTES

- 1. Figure 4 (a) illustrates one series of test patterns. Any other pattern series shall be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. Tests shall be performed with Pins 13 and 8 interconnected and Pins 1 and 5 interconnected.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

			PIN N	IUMBERS			D.C. SUPPLY		
PATTERN NO.	INPUTS OUTPUTS						4-7	2-14	
	3	6	10	1 and 5	8 and 13	12	and 9	and 11	
1	1	1	1	Х	Х	Χ	V _{SS}	V_{DD}	
2	0	0	0	Х	X	X	V_{SS}	V_{DD}	

NOTES

- 1. Figure 4 (b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




PAGE 32

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.


NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE





NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.




PAGE 33


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT






NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.


FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE



NOTES

1. Each output to be tested separately.

FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE



NOTES

1. Each output to be tested separately.

PAGE 34

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 35

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(m) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(n) - INPUT CLAMP VOLTAGE (VDD)



NOTES


1. Each input to be tested separately.

PAGE 36

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - INPUT CAPACITANCE



NOTES


- Each input to be tested separately.
 f = 100KHz to 1MHz.


PAGE 37

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME





NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ KHz.



PAGE 38

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	lDD	As per Table 2	As per Table 2	±50	nA
17 to 19	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
23 to 25	Output Drive Current P-Channel	10Н1	As per Table 2	As per Table 2	± 15 (1)	%
41	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	٧
42	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	٧

NOTES

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-5-8-12-13) (Pins C 2-7-12-17-19)	V _{OUT}	Open	•
3	Inputs - (Pins D/F 2-3-10-11) (Pins C 4-5-15-16)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 4-6-9) (Pins C 6-9-10)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD} 15		Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

^{1.} Percentage of limit value if voltage is the measurement function.

^{1.} Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 39

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

	JEE O(D) CONTENT OF THE PROPERTY OF THE PROPER			7	
NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C	
2	Outputs - (Pins D/F 1-5-8-12-13) (Pins C 2-7-12-17-19)	Vout	Open	-	
3	Inputs - (Pins D/F 2-3-10-11) (Pins C 4-5-15-16)	ViN	Ground	Vdc	
4	Inputs - (Pins D/F 4-6-9) (Pins C 6-9-10)	V _{IN}	V_{DD}	Vdc	
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc	
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc	

NOTES

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-5-8-12-13) (Pins C 2-7-12-17-19)	V _{OUT}	V _{DD/2}	Vdc
3	Outputs - (Pins D/F 2-11) (Pins C 4-16)	V _{OUT}	V_{DD}	Vdc
4	Input - (Pins D/F 4-9) (Pins C 6-14)	V _{IN}	V _{IN} Ground	
5	Input - (Pins D/F 3-6-10) (Pins C 5-9-15)	V _{IN}	V _{GEN}	Vac
6	Pulse Generator	$V_{\sf GEN}$	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f	50≤f≤1M, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	V _{DD} 15	
9	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES


1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

PAGE 40


ISSUE 4

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 41

ISSUE 4

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the Chip Carrier Package.



Rev. 'A'

PAGE 42

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 43

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	INTERMEDIATE POINTS AND ON SOME ESTABLISH							
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test		As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	±50	-	-	nA
5 to 7	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-	-	-50	nA
8 to 10	Input Current High Level	lн	As per Table 2	As per Table 2		-	50	nA
11 to 13	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	٧
14 to 16	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
17 to 19	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
20 to 22	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
23 to 25	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
26 to 28	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
29 to 31	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
35 to 37	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	<u>-</u>		0.5	V
41	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
42	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



Rev. 'A'

PAGE 44

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		