

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT FULL ADDER, BASED ON TYPE 4008B

ESCC Detail Specification No. 9202/039

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 47

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT FULL ADDER, BASED ON TYPE 4008B

ESA/SCC Detail Specification No. 9202/039



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa mill	Stom
	<u> </u>		



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**

		T	
Rev.	Rev.	CHANGE	Approved
Letter	Date	Reference Item	DCR No.
Letter	Date	Reference Item  This Issue supersedes Issue 2 and incorporates all modifications of Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(a) : Variants 10 and 11 added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Side elevation amended : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Figure 2(e) : New page added Notes to Figures : Title amended Figure 3(a) : Left-hand Title amended Figure 3(a) : Left-hand Title amended Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	efined in



PAGE 3

ISSUE 3

# **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5 5 5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5 5 5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	18
4.2.5	Deviations from Lot Acceptance Tests	19
4.3	Mechanical Requirements	19
4.3.1	Dimension Check	19
4.3.2	Weight	19
4.4	Materials and Finishes	19
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5 4.5.1	Marking	19
4.5.1	General Lead Identification	19
4.5.2	The SCC Component Number	19
4.5.4	Traceability Information	20
4.6	Electrical Measurements	20 20
4.6.1	Electrical Measurements at Room Temperature	20
4.6.2	Electrical Measurements at High and Low Temperatures	20
4.6.3	Circuits for Electrical Measurements	20
4.7	Burn-in Tests	20
4.7.1	Parameter Drift Values	20
4.7.2	Conditions for H.T.R.B. and Burn-in	20
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	20
4.8	Environmental and Endurance Tests	44
4.8.1	Electrical Measurements on Completion of Environmental Tests	44
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	44
4.8.3	Electrical Measurements on Completion of Endurance Tests	44
4.8.4	Conditions for Operating Life Test	44
4.8.5	Electrical Circuits for Operating Life Tests	44
4.8.6	Conditions for High Temperature Storage Test	44



PAGE 4

ISSUE 3

<b>TABLES</b>		<u>Page</u>
TABLES		
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	21
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and	45
	at Intermediate Points and on Completion of Endurance Testing.	
FIGURE	<u>s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	17
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	47



PAGE

ISSUE 3

5

#### 1. GENERAL

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS 4-Bit Full Adder having fully buffered outputs, based on Type 4008B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, test, packaging, shipping and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 <u>INPUT PROTECTION NETWORK</u>

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to +18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	$P_{D}$	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

# **FIGURE 2 - PHYSICAL DIMENSIONS**

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.79	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	:
F	7.11	7.62	
	-	3.70	
K	10.90	12.10	
l	1.27	TYPICAL	




PAGE

ISSUE 3

9

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	ETRES	NOTES
DIVIENDIONO	MIN	MAX	140120
A	1.14	1.95	
A1 B	1.63 0.55	2.36 0.72	3
Č	1.06	1.47	3
C <sub>1</sub>	1.91	2.41	
D	8.67	9.09	
D1 d, d1	7.21 1.27	7.52 TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21 1.27	7.52 TYPICAL	4
e, e1 e2	7.62	TYPICAL	4
f, g		0.76	
h, h1	1.01	TYPICAL	6
<u>j,</u> j1	0.51	TYPICAL	5




PAGE 10

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
l l	-	3.83	
K	10.90	12.10	
$\ell$	1.14	1.50	




PAGE 11

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN.	MAX.	INOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	PICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



PAGE 12

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16-pin packages : 14 spaces.20-terminal packages : 12 spaces.


- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.

PAGE 13


ISSUE 3

# FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE, SO AND FLAT PACKAGE



#### CHIP CARRIER PACKAGE



**TOP VIEW** 

**TOP VIEW** 

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 



PAGE 14

ISSUE 3

# FIGURE 3(b) - TRUTH TABLE

	INPUTS	OUTPUTS			
Ai	B <sub>i</sub>	CI	СО	SUM	
0	0	0	0	0	
1	0	0	. 0	1	
0	1	0	0	1	
1	1	0	1	0	
0	0	1	0	1	
1	0	1	1	0	
0	1	1	1	O	
1	1	1	1	1	


**NOTES** 1. Logic Level Definitions: 0 = Low Level, 1 = High Level,



PAGE 15

ISSUE 3

# FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 16

ISSUE 3

# FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 17

ISSUE 3

# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 18

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

P<sub>DSO</sub> = Single Output Power Dissipation

CKT = Circuit

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 19

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 20

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920203901B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification

#### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

, io		0)/4/201	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	<b>-</b>	-
2	Functional Test	_	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	<u>-</u>
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 \text{Vdc}, V_{IH} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 16) (Pin C 20)	-	500	nA
5 to 13	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	1	-50	nA
14 to 22	Input Current High Level	Ін	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	ı	50	nA
23 to 27	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	All Inputs: $V_{IL} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-	0.05	V
28 to 32	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	All Inputs: $V_{IH} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	14.95	-	V



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LiM	ITS	UNIT
NO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
33 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	0.51	•	mA
38 to 42	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	3.4	•	mA
43 to 47	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-0.51	•	mA
48 to 52	Output Drive Current P-Channel	Іон2	-	4(h)	All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-3.4	-	mA
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	_	4(2)	V <sub>IL</sub> = 1.5Vdc, V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 10-11-12-13-14)	4.5	-	V
53	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins C 12-14-15-16-17)	-	0.5	V
54	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	13.5	-	V
J4	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	+(a)	(i iiio O (2-14-10-10-17)	-	1.5	V



PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
55	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	CI Input at Ground Remaining inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
56	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	CI Input at Ground Remaining inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
57 to 65	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	-	-2.0	٧
66 to 74	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30K $\Omega$ ; (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	3.0	-	V

#### **NOTES**

- GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Interchange of forcing and measuring function is permitted.
- 4. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 5. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).
- 7. With input under test pulsed, remaining inputs are set to  $V_{IH}$  and  $V_{IL}$  in accordance with Truth Table, Figure 3(b), to produce a high to low and low to high transition at each output.



PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
75 to 83	Input Capacitance	C <sub>IN</sub>	3012	4(m)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD}$ = $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	-	7.5	pF
84	Propagation Delay Low to High (Sum In to Sum Out)	<sup>†</sup> PLH1	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All Other Inputs) = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6 $\frac{Pins D/F}{1 \text{ to } 13}$ $\frac{Pins C}{1 \text{ to } 16}$	-	750	ns
85	Propagation Delay High to Low (Sum In to Sum Out)	tPHL1	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (All \; Other \; Inputs) \\ = \; 5Vdc \\ V_{DD} = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Note \; 6 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 1 \; to \; 13 \qquad 1 \; to \; 16 \\ \end{array}$	-	750	ns
86	Propagation Delay Low to High (Carry In to Sum Out)	t <sub>PLH2</sub>	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{DD} \; = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 9 \; \text{to 10} & 11 \; \text{to 12} \\ \end{array}$	•	690	ns
87	Propagation Delay High to Low (Carry In to Sum Out)	<sup>t</sup> PHL2	3003	4(n)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}}  \underline{\text{Pins C}} \\ 9 \; \text{to 10} \qquad \underline{\text{11 to 12}} \\ \end{array}$	-	690	ns

PAGE 25

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
88	Propagation Delay Low to High (Sum In to Carry Out)	<b>t</b> РLН3	3003	4 (n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 6 and 7 $\frac{\text{Pins D/F}}{1 \text{ to 14}}$ $\frac{\text{Pins C}}{1 \text{ to 17}}$	-	350	ns
89	Propagation Delay High to Low (Sum In to Carry Out)	t <sub>PHL3</sub>	3003	4 (n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 6 and 7 $\frac{\text{Pins D/F}}{1 \text{ to 14}}$ $\frac{\text{Pins C}}{1 \text{ to 17}}$	-	350	ns
90	Transition Time Low to High	t <sub>ТLН</sub>	3004	4 (n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 6 and 7 (Pin D/F 13) (Pin C 16)	-	150	ns
91	Transition Time High to Low	t <sub>THL</sub>	3004	4 (n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IH</sub> = 5Vdc, V <sub>IL</sub> = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 6 and 7 (Pin D/F 13) (Pin C 16)	-	150	ns



PAGE 26

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125 (+0-5) °C

NO	OLIADA OTEDICTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	<u>-</u>	-	-
2	Functional Test	-	,	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 16) (Pin C 20)	<u>-</u>	15	μA
5 to 13	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	-	-100	nΑ
14 to 22	Input Current High Level	Ін	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	-	100	nA
23 to 27	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-	0.05	V
28 to 32	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	All Inputs: $V_{IH} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	14.95	-	V



PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
33 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	<del>-</del>	4(g)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	0.36	•	mA
38 to 42	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	All Inputs: $V_{IL} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	2.4	•	mA
43 to 47	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-0.36	•	mA
48 to 52	Output Drive Current P-Channel	Іон2	-	4(h)	All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-2.4	-	mA
53	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc, $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5 Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	4.5 -	0.5	V
54	Input Voltage Low Level (Noise Immunity) (Functional Test)  Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15 Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	13.5 -	1.5	V



PAGE 28

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125 (+0-5) °C (CONT'D)

No	NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.		STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
55	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	CI input at Ground Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
56	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	CI input at Ground Remaining Inputs: V <sub>IN</sub> = -5Vdc, V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C

	OUADAOTEDIOTIO	0)(MDQ)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	•	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 4	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 Vdc, V_{IH} = 15 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ (Pin D/F 16) (Pin C 20)	-	500	nA
5 to 13	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	1	-50	nA
14 to 22	Input Current High Level	ЦΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 1-2-4-5-6-7-9-11-19)	ı	50	nA
23 to 27	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-	0.05	V
28 to 32	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	14.95	-	V



PAGE 30

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C (CONT'D)

	CUADACTEDICTION	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
33 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	0.64	•	mA
38 to 42	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	All Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	4.2	•	mA
43 to 47	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-0.64	•	mA
48 to 52	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	All Inputs: $V_{IH} = 15 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 3 (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	-4.2	•	mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(0)	$V_{IL} = 1.5 \text{Vdc}, V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 10-11-12-13-14)	4.5	-	V
53	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins C 12-14-15-16-17)	-	0.5	V
54	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F10-11-12-13-14) (Pins C 12-14-15-16-17)	13.5	-	
04	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	T(a)	(i iiio O 12-14-10-10-17)	-	1.5	V



PAGE 31

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
55	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Cl input at Ground Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc,l <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
56	Threshold Voltage V <sub>THP</sub> P-Channel		-	4(j)	CI input at Ground Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> =10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 32

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	TERN PIN NUMBERS												D.0	C. SUF	PPLY			
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		$V_{DD}$	
2	1	1	1	1	1	1	1	1	1	1	1	1	1	1				l
3	1	1	1	1	1	1	1	0	0	1	1	1	1	1				
4	1	1	1	1	1	1	0	1	0	1	1	1	1	1			ļ	l
5	1	1	1	1	1	1	0	0	1	0	1	1_	1	1				
6	1	1	1	1	1	0	1	1	0	1	1	1	1	1				
7	1	1	1	1	1	0	0	1	1	0	1	1	1	1				
8	1	1	1	1	0	1	1	1	1	0	1	1	1	1				
9	1	1	1	1	0	1	0	0	1	1	0	1	1	1				
10	1	1	1	0	1	1	1	1	1	0	1	1	1	1				
11	1	1	1	0	0	1	1	1	1	1	0	1_	1	1			Ì	
12	1	1	0	1	1	1	1	1	1	1	0	1	1	1				i
13	1	1	0	1	0	1	0	0	1	1	1	0	1	1				
14	1	1	0	1	0	0	0	1_	1	1	1	0	1	1				1
15	1	0	1	1	1	1	1	1_	1	1	0	1	1	1				
16	1	0	0	1	1	1	1	1_	1	1	1	0	1	1			Ì	1
17	0	1	1	1	1	1	1	1	1	1	1	0	1	1				
18	0	1	1	1	0	1	0	0	1	1	0	0	1	1				
19	0	1	1	1	0	0	0	1	1	1	0	0	1	1	1			
20	0	1	0	1	1	1	1	1	1	1	0	0	1	1				ļ
21	0	1	0	1	1	1	1	0	0	1	0	0	1	1				
22	0	1	0	1	1	1	0	0	1	0	0	0	1	1				
23	0	1	0	1	1	0	0	1	1	0	0	0	1	1				
24	0	1	0	1	0	1	1	1	1	0	0	0	1	1				
25	0	1	0	1	0	1	1	0	0	0	0	0	1	1	]			
26	0	1	0	1	0	1	0	1	0	0	0	0	1	_1	]			
27	0	1	0	1	0	1	0	0	1	1	1	0	0	0			- 1	
28	0	1	0	1	0	0	0	1	1	1	1	1	0	1	]			
29	0	1	0	0	0	1	1	1	1	1	1	1	0	1				
30	0	0	0	1	1	1	1	1	1	1	1	1	0	1	]			
31	1	1	1	1	1	1	1	1	1	1	1	0	1	0				
32	0	1	1	1	1	1	1	1	1	1	1	1	0	0		1	. ↓	

#### NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series shall be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .




PAGE 33

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(b) - QUIESCENT CURRENT






PAGE 34


ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - INPUT CURRENT LOW LEVEL



#### FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




#### **NOTES**

1. Each input to be tested separately.


## **NOTES**

1. Each input to be tested separately.

# FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL



# FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL



#### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 35


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

#### JTPUT CURRENT FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT





#### **NOTES**


1. Each output to be tested separately.


#### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

#### FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 36

ISSUE 3


#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



### **NOTES** 1. Each input to be tested separately.

#### FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




**NOTES** 1. Each input to be tested separately.

PAGE 37

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(m) - INPUT CAPACITANCE



#### **NOTES**

- Each input to be tested separately. f = 100KHz to 1MHz
- 2.




PAGE 38


ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



#### **VOLTAGE WAVEFORMS**





PAGE 39

ISSUE 3

# **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
33 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
43 to 47	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
55	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
56	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 40

ISSUE 3

#### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 4-5-6-7-9) (Pins C 5-6-7-9-11)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	V <sub>IN</sub>	$V_{DD}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**NOTES** 1. Input Load = Protection Resistor =  $2K\Omega$  minimum to  $47K\Omega$  maximum.

#### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	T <sub>amb</sub> + 125 ( + 0-5)	
2	Outputs - (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 4-5-6-7-9) (Pins C 5-6-7-9-11)	V <sub>IN</sub>	$V_{DD}$	Vdc
4	Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**NOTES** 1. Input Load = Protection Resistor =  $2K\Omega$  minimum to  $47K\Omega$  maximum.

PAGE 41

ISSUE 3

# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	SYMBOL CONDITIONS	
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 10-11-12-13-14) (Pins C 12-14-15-16-17)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 2-4-6-15) (Pins C 2-5-7-19)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Inputs - (Pins D/F 1-3-5-7-9) (Pins C 1-4-6-9-11)	V <sub>IN</sub>	V <sub>IN</sub> V <sub>GEN2</sub>	
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f GEN1 GEN2	50K 50% duty cycle 25K 50% duty cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub> Ground		Vdc


**NOTES** 1. Input Load = Output Load =  $2K\Omega$  minimum to  $47K\Omega$  maximum.



PAGE 42


ISSUE 3

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 43

ISSUE 2

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 44

ISSUE 2

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 45

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

				TEOT	CHANGE			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	1	nA
5 to 13	Input Current Low Level	l <sub>ΙL</sub>	As per Table 2	As per Table 2	-	1	-50	nA
14 to 22	Input Current High Level	ΙН	As per Table 2	As per Table 2	-	-	50	nA
23 to 27	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
28 to 32	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	•	V
33 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	•	-	%
38 to 42	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	344	%
43 to 47	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
48 to 52	Output Drive Current P-Channel	l <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



PAGE 46

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO	CHARACTERISTICS	TERISTICS SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)			UNIT
NO CHARACTE	CHARACTERISTICS					MIN	MAX	OINI
50	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
53	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	<b>-</b>	-	0.5	V
55	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V
56	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V



PAGE 47

ISSUE 2

## APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:		
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		