

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD 3-STATE NOR R/S LATCHES, BASED ON TYPE 4043B

ESCC Detail Specification No. 9202/042

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 49

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD 3-STATE NOR R/S LATCHES, BASED ON TYPE 4043B

ESA/SCC Detail Specification No. 9202/042



# space components coordination group

	Date	Approved by	
Issue/Rev.		SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sannot	Hom



PAGE 2

ISSUE 3

#### **DOCUMENTATION CHANGE NOTICE**

		<u> </u>	IENTATION CHANGE NOTICE	
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This Issue supersedes Revisions 'A', 'B' and 'DCRs:- Cover page DCN Para. 1.3 Table 1(a) Table 1(b) Figure 2(a)  Figure 2(c) Figure 2(e) Notes to Figures Figure 3(a)  Para. 4.3.2	Issue 2 and incorporates all modifications defined in 'C' to Issue 2 and the changes agreed in the following  : New sentence added : Variants 10 and 11 added : No. 8, Maximum temperature amended : Side elevation corrected : Dimension 'C' amended : In the drawing, Pin No. 20 location corrected : New page added : Title amended : Left-hand Title amended : "SO" added to comparison Titles : SO package added to text	None None 221602 221565 221565 221565 221565 221565 221565 221565 221565 221565
		Para. 4.4.2 Para. 4.5.2 Para. 4.8.6 Appendix 'A'	: SO package added to text : SO package added to text : Last sentence deleted, new text added : Appendix added	221565 221565 221602 221602



PAGE 3

ISSUE 3

# **TABLE OF CONTENTS**

1.	GENERAL	<u>Fage</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18 18
4.7 4.7.1	Burn-in Tests Parameter Drift Values	18
4.7.1 4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.2	Electrical Circuits for H.T.R.B. and Burn-in	18
4.7.3	Environmental and Endurance Tests	46
4.8.1	Electrical Measurements on Completion of Environmental Tests	46
4.8.2	Electrical Measurements of Completion of Environmental resis  Electrical Measurements at Intermediate Points during Endurance Tests	46
4.8.3	Electrical Measurements on Completion of Endurance Tests	46
4.8.4	Conditions for Operating Life Test	46
4.8.5	Electrical Circuits for Operating Life Tests	46
4.8.6	Conditions for High Temperature Storage Test	46
	Talletter to the components of the order of	-10



PAGE 4 ISSUE 3

<u>Page</u> **TABLES** 6 1(a) Type Variants 1(b) Maximum Ratings 6 Electrical Measurements at Room Temperature, d.c. Parameters 19 2 Electrical Measurements at Room Temperature, a.c. Parameters 23 Electrical Measurements at High Temperature 26 3(a) Electrical Measurements at Low Temperature 30 3(b) Parameter Drift Values 41 Conditions for Burn-in High Temperature Reverse Bias, N-Channels 42 5(a) 42 Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(b) 43 Conditions for Burn-in Dynamic 5(c) Electrical Measurements on Completion of Environmental Tests and 47 6 at Intermediate Points and on Completion of EnduranceTesting. **FIGURES** 1 Not applicable 7 **Physical Dimensions** 2 13 Pin Assignment 3(a) Truth Table 13 3(b) 3(c) Circuit Schematic 14 **Functional Diagram** 14 3(d) Input Protection Network 15 3(e) 34 Circuits for Electrical Measurements 44 Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 44 5(b) 5(c) Electrical Circuit for Burn-in Dynamic 45 **APPENDICES** (Applicable to specific Manufacturers only) 49 Agreed Deviations for STMicroelectronics (F)



PAGE

5

ISSUE 3

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Quad NOR R/S Latch, having 3-state buffered outputs, based on Type 4043B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. The components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6 ISSUE 3

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to + 18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	±lo	10	mA	Note 3
5	Device Dissipation	$P_{D}$	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+300 +245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from + 3V to + 15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD} + 0.5V$  should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

#### **FIGURE 2 - PHYSICAL DIMENSIONS**

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



CVMPOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
e	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
€2	7.62	8.12	
F	7.11	7.62	
1	-	3.70	
K	10.90	12.10	
$\ell$	1.27 Typical		




PAGE 9

ISSUE 3

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
BIVILIVOICING	MIN	MAX	NOTES
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
t, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
$\ell$	1.14	1.50	




PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
Ĺ	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages 14 spaces 20 terminal packages

12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE, SO AND FLAT PACKAGES**

#### CHIP CARRIER PACKAGE



TOP VIEW TOP VIEW

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 

#### FIGURE 3(b) - TRUTH TABLE (EACH LATCH)

INPUTS			OUTPUT
ENABLE	SET INPUT	RESET INPUT	OUTPUT
Н	Н	L	Н
Н	L	L	NO CHANGE
Н	L	н	L
L	X	X	Z
Н	Н	н	н


#### **NOTES**

1. Logic Level Definitions: L=Low Level, H=High Level, X= Don't Care, Z= High Impedance.


PAGE 14

ISSUE 3

# FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH LATCH)



# FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 15

ISSUE 3

# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

P<sub>DSO</sub> = Single Output Power Dissipation.

CKT = Circuit.

I<sub>OZ</sub> = Output Leakage Current Third State.

t<sub>PHZ</sub> = Propagation Delay, High Output to High Impedance. t<sub>PZH</sub> = Propagation Delay, High Impedance to High Output. t<sub>PLZ</sub> = Propagation Delay, Low Output to High Impedance. t<sub>PZL</sub> = Propagation Delay, High Impedance to Low Output.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 17

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920204</u> ;	201E	<u>}</u>
Detail Specification Number			
Type Variant, as applicable	<u>.</u>		
Testing Level (B or C, as appropriate)			

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

110	OLIADA OTEDIOTIOS	CVANDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	•
3 to 8	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
9 to 17	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	-50	nA
18 to 26	Input Current High Level	ЧН	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	50	nA
27 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	0.05	V



PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

					TTOT 001:0:T01:0			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM		UNIT
			883		C = CCP)	MIN	MAX	
31 to 34	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	14.95	1	V
35 to 38	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	Latch Under Test: $V_{IN}$ (Reset) = 5Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 0.4Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	0.51	-	mA
39 to 42	Output Drive Current N-Channel	I <sub>OL2</sub>		4(g)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 1.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	3.4	-	mA
43 to 46	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Latch Under Test: $V_{IN}$ (Set) = 5Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 4.6Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-0.51	-	mA



PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
47 to 50	Output Drive Current P-Channel	l <sub>ОН2</sub>	-	4(h)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 13.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-3.4	•	mA
51 to 54	Output Leakage Current Third State (1)	loz1	-	4(i)	$V_{IN}$ (Set) = 15Vdc $V_{OUT}$ = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	0.4	μА
55 to 58	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	-	4(i)	$V_{IN}$ (Set) = 15Vdc $V_{OUT}$ = 0Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	-0.4	μA
50	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(0)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5	4.5	-	V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(a)	(Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	0.5	V
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(a)	$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-9-10)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		7(a)	(Pins C 1-2-11-12)	-	1.5	V

PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
61	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
62	Threshold Voltage P-Channel	V <sub>THP</sub>	_	4(k)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	٧
63 to 71	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(I)	$I_{IN}$ (Under Test) = -100µA $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	-2.0	V
72 to 80	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(m)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30kΩ (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	3.0	-	V



PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
81 to 89	Input Capacitance	C <sub>IN</sub>	3012	4(n)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins 4-5-6-7-9-14-15-17-19)	-	7.5	pF
90	Propagation Delay Low to High (Set to Q)	₹PLH	3003	4(0)	$\begin{aligned} & V_{IN} \text{ (Under Test) } = \text{Pulse} \\ & \text{Generator} \\ & V_{IN} \text{ (Enable)} = 5\text{Vdc} \\ & V_{IN} \text{ (All Other Inputs)} \\ & = 0\text{Vdc} \\ & V_{DD} = 5\text{Vdc}, \ V_{SS} = 0\text{Vdc} \\ & \text{Note 7} \\ & \frac{\text{Pins D/F}}{4 \text{ to 2}} & \frac{\text{Pins C}}{5 \text{ to 2}} \end{aligned}$	-	250	ns
91	Propagation Delay High to Low (Set to Q)	₹РН∟	3003	4(0)	$\begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (Enable) \; = \; 5 \text{Vdc} \\ V_{IN} \; (All \; Other \; Inputs) \\ = \; 0 \text{Vdc} \\ V_{DD} \; = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ Note \; 7 \\ \underline{Pins} \; D/F \qquad \underline{Pins} \; C \\ 4 \; to \; 2 \qquad \qquad 5 \; to \; 2 \\ \end{array}$	-	250	ns
92	Propagation Delay High Impedance to Low Output (Enable to Q)	<sup>t</sup> PZL	3003	4(p)	$\begin{array}{c} V_{IN} \text{ (Enable)} = \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (Set)} = 5\text{Vdc} \\ V_{IN} \text{ (Reset)} = 0\text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0\text{Vdc} \\ V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc} \\ \text{Note 7} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 5 \text{ to 9} \qquad 6 \text{ to 11} \\ \end{array}$	-	180	ns
93	Propagation Delay Low Output to High Impedance (Enable to Q)	t <sub>PLZ</sub>	3003	4(p)	$\begin{aligned} & V_{\text{IN}} \text{ (Enable)} = \text{Pulse} \\ & \text{Generator} \\ & V_{\text{IN}} \text{ (Set)} = 5\text{Vdc} \\ & V_{\text{IN}} \text{ (Reset)} = 0\text{Vdc} \\ & V_{\text{IN}} \text{ (All Other Inputs)} \\ & = 0\text{Vdc} \\ & V_{\text{DD}} = 5\text{Vdc}, \ V_{\text{SS}} = 0\text{Vdc} \\ & \text{Note 7} \\ & \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ & 5 \text{ to 9} & 6 \text{ to 11} \end{aligned}$	-	180	ns



PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
94	Propagation Delay High Impedance to High Output (Enable to Q)	tрZН	3003	4(p)	$V_{IN}$ (Enable) = Pulse Generator $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Reset) = 5Vdc $V_{IN}$ (All Other Inputs) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F $Pins C5 to 9 6 to 11$	•	230	ns
95	Propagation Delay High Output to High Impedance (Enable to Q)	<sup>t</sup> PHZ	3003	4(p)	$\begin{array}{lll} V_{IN} \; (\text{Enable}) \; = & \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{Set}) = & \text{OVdc} \\ V_{IN} \; (\text{Reset}) = & \text{5Vdc} \\ V_{IN} \; (\text{All Other Inputs}) \\ = & \text{0Vdc} \\ V_{DD} = & \text{5Vdc}, \; V_{SS} = & \text{0Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins}} \; \underline{D/F} \qquad \underline{\text{Pins}} \; \underline{C} \\ \text{5} \; \text{to} \; 9 \qquad \overline{\text{6}} \; \text{to} \; 11 \\ \end{array}$	-	230	ns
96	Transition Time Low to High	tтLH	3004	4(0)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Enable) = 5Vdc V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns
97	Transition Time High to Low	<sup>t</sup> ⊤H∟	3004	4(0)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Enable) = 5Vdc V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns



PAGE 25

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300  $\mu sec.$
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).



PAGE 26

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C

NO	CUADACTEDICTICS	CYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	•	-	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	•
3 to 8	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
9 to 17	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	-100	nA
18 to 26	Input Current High Level	ΊΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	100	nA
27 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	0.05	V



PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

NO	OLIADACTEDISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 34	Output Voltage High Level	Vон	3006	4(f)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	14.95	-	V
35 to 38	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	Latch Under Test: $V_{IN}$ (Reset) = 5Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 0.4Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	0.36	1	mA
39 to 42	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 1.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	2.4	-	mA
43 to 46	Output Drive Current P-Channel	l <sub>OH1</sub>	_	4(h)	Latch Under Test: $V_{IN}$ (Set) = 5Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 4.6Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-0.36	_	mA



PAGE 28

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
47 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 13.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-2.4	•	mA
51 to 54	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	-	4(i)	$V_{IN}$ (Set) = 15Vdc $V_{OUT}$ = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	_	12	μА
55 to 58	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	_	4(i)	$V_{IN}$ (Set) = 15Vdc $V_{OUT}$ = 0Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	-12	μA
50	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(5)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5	4.5	-	
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	0.5	V
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(5)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5	13.5	-	.,
60	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(a)	(Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	1.5	V

PAGE 29

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT	
61	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	<b>V</b>
62	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 30

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO	CHARACTERISTICS	CVAADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	-	-
3 to 8	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
9 to 17	Input Current Low Level	IIL	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	-50	nA
18 to 26	Input Current High Level	ΊΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-7-11-12-14-15) (Pins C 4-5-6-7-9-14-15-17-19)	-	50	nA
27 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	_	0.05	V



PAGE 31

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	CVMDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 34	Output Voltage High Level	Vон	3006	4(f)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = Open All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	14.95	-	V
35 to 38	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	Latch Under Test: $V_{IN}$ (Reset) = 5Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 0.4Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	0.64	•	mA
39 to 42	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Latch Under Test: $V_{IN}$ (Reset) = 15Vdc $V_{IN}$ (Set) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 1.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	4.2	-	mA
43 to 46	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Latch Under Test: $V_{IN}$ (Set) = 5Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 5Vdc $V_{OUT}$ = 4.6Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-0.64	-	mA



PAGE 32

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	0.4474077707100	0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
47 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Latch Under Test: $V_{IN}$ (Set) = 15Vdc $V_{IN}$ (Reset) = 0Vdc $V_{IN}$ (Enable) = 15Vdc $V_{OUT}$ = 13.5Vdc All Other Latches: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-4.2	·	mA
51 to 54	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	-	4(i)	$\begin{split} &V_{IN} \text{ (Set)} = \text{ 15Vdc} \\ &V_{OUT} = \text{15Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= \text{0Vdc} \\ &V_{DD} = \text{15Vdc, } V_{SS} = \text{0Vdc} \\ &\text{(Pins D/F 1-2-9-10)} \\ &\text{(Pins C 1-2-11-12)} \end{split}$	•	0.4	μА
55 to 58	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	-	4(i)	$V_{IN}$ (Set) = 15Vdc $V_{OUT}$ = 0Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	-	-0.4	μΑ
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(5)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc,V <sub>SS</sub> = 0Vdc Note 5	4.5	-	V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(a)	(Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	_	0.5	V
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_		$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ =15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-9-10)	13.5	<u>-</u>	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(a)	(Pins C 1-2-11-12)	-	1.5	1



PAGE 33

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO. CHARACTERISTICS		STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
61	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
62	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	R1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 34

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN NO.	PIN NUMBERS														D.C. SUPPLY	
	1	2	3	4	5	6	7	9	10	11	12	14	15	8	16	
1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	$V_{DD}$	
2	0	1	0	0	1	0	0	0	1	0	0	0	0			
3	1	0	1	0	1	1	0	1	0	1	0	1	0			
4	1	0	0	0	1	0	0	1	0	0	0	0	0			
5	0	1	1	1	1	0	1	0	1	1	1	0	1			
6	1	0	1_	0	1	1	1	1	0	1	0	1	1	_ ↓	<b>\</b>	

#### **NOTES**

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN	PIN NUMBERS														D.C. SUPPLY		
NO.	1	2	3	4	5	6	7	9	10	11	12	14	15	8	16		
1	O/C	O/C	0	1	1	1	0	O/C	O/C	0	1	1	0	0	$V_{DD}$		
2			0	0	1	0	0			0	0	0	0				
3			1	0	1	0	1			1	0	0	1				
4		ĺ	0	0	1	0	0			0	0	0	0				
5			1	1	1	1	1			1	1	1	1				
6	\	<b>V</b>	0	0	0	0	0	<u> </u>	↓_	0	0	0	0		· •		

#### **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: 1 =  $V_{IH}$  =  $V_{DD}$ , 0 =  $V_{IL}$  =  $V_{SS}$ , O/C = Open Circuit.




PAGE 35

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 36

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

### FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




### **NOTES**

1. Each output to be tested separately.

### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



- 1. Each output to be tested separately.
- 2. I<sub>OZ</sub> is measured for the following output conditions:-
  - (a)  $V_{OUT} = V_{DD}$
  - (b)  $V_{OUT} = V_{SS}$




PAGE 37


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL


### FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL






### FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

### FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



### **NOTES**

1. Each input to be tested separately.



#### **NOTES**

1. Each input to be tested separately.




PAGE 38

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(n) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 39


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



### **VOLTAGE WAVEFORMS**



### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_f$  and  $t_f \le 15$ ns,  $t_f = 500$ kHz.




PAGE 40


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(p) - PROPAGATION DELAY, ENABLE TO HIGH IMPEDANCE



### **VOLTAGE WAVEFORMS**



**NOTES** 1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, f = 500kHz.



PAGE 41

ISSUE 3

### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
35 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	±15 (1)	%
43 to 46	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	±15 (1)	%
51 to 54	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	As per Table 2	As per Table 2	±60	nA
55 to 58	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	As per Table 2	As per Table 2	±60	nA
61	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	V
62	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V

<sup>1.</sup> Percentage of limit value if voltage is the measurement function.



PAGE 42

ISSUE 3

\_\_\_\_

### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 3-7-12-14) (Pins C 4-9-15-17)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 4-5-6-11-15) (Pins C 5-6-7-14-19)	V <sub>IN</sub>	$V_{DD}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

### **NOTES**

### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 3-7-12-14) (Pins C 4-9-15-17)	V <sub>IN</sub>	$V_{DD}$	Vdc
4	Inputs - (Pins D/F 4-5-6-11-15) (Pins C 5-6-7-14-19)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 43

ISSUE 3

### TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 1-2-9-10) (Pins C 1-2-11-12)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 3-7-11-15) (Pins C 4-9-14-19)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
4	Inputs - (Pins D/F 4-6-12-14) (Pins C 5-7-15-17)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
5	Input - (Pin D/F 5) (Pin C 6)	V <sub>IN</sub>	$V_{DD}$	Vdc
6	Pulse Voltage	$V_{\sf GEN}$	0 to V <sub>DD</sub>	Vac
7	Pulse Frequency Square Wave GEN2	f1	50k, 50% Duty Cycle	Hz
8	Pulse Frequency Square Wave GEN1	f2	25k, 50% Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
10	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc


 $\frac{\text{NOTES}}{\text{1. Input Load}} = \text{Output Load} = 2k\Omega \text{ minimum to } 47k\Omega \text{ maximum.}$ 



PAGE 44


ISSUE 3

### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 45

ISSUE 3

### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 46

ISSUE 3

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 47

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

					CHANGE			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	
3 to 8	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	-	nA
9 to 17	input Current Low Level	lıL	As per Table 2	As per Table 2	-	1	-50	nA
18 to 26	Input Current High Level	Ιн	As per Table 2	As per Table 2	-	•	50	nA
27 to 30	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
31 to 34	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
35 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	_	1	%
39 to 42	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	±15 (1)	_	-	%
43 to 46	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
47 to 50	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51 to 54	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	As per Table 2	As per Table 2	±60	-	-	nA
55 to 58	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	As per Table 2	As per Table 2	±60	-	-	nA

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



PAGE 48

ISSUE 3

## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO.	CHARACTERISTICS	SVMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)			UNIT
NO.	CHARACTERISTICS	STINIBUL		TEST CONDITIONS		MIN	MAX	CIVIT
50	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As now Toble O	As now Table 9	-	4.5	-	<b>-</b> V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	-	0.5	V
68	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V
69	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	_	-	V



PAGE 49

ISSUE 3

### **APPENDIX 'A'**

Page 1 of 1

### AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:		
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4 Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		