

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS MICROPOWER PHASE-LOCKED LOOP, BASED ON TYPE 4046B

ESCC Detail Specification No. 9202/044

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 55

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS MICROPOWER PHASE-LOCKED LOOP, BASED ON TYPE 4046B

ESA/SCC Detail Specification No. 9202/044



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	June 2001	\$a_milt	Agen



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
Letter	Date	This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:  Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Dimension 'C' min corrected to "1.49" Figure 2(e) : Dimension 'E' corrected Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 23933 23933 221602 221602	



PAGE 3

ISSUE 3

# TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> <b>5</b>
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	52
4.8.1	Electrical Measurements on Completion of Environmental Tests	52
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	52
4.8.3	Electrical Measurements on Completion of Endurance Tests	52
4.8.4	Conditions for Operating Life Test	52
4.8.5	Electrical Circuits for Operating Life Tests	52
4.8.6	Conditions for High Temperature Storage Test	52



PAGE 4

ISSUE 3

		<u>Page</u>
TABLES	<u> </u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	31
4	Parameter Drift Values	47
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	48
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	48
5(c)	Conditions for Burn-in Dynamic	49
6	Electrical Measurements on Completion of Environmental Tests and	53
	at Intermediate Points and on Completion of EnduranceTesting	
FIGURI	<u>ES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	N/A
3(c)	Circuit Schematic	N/A
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	35
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	50
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	50
5(c)	Electrical Circuit for Burn-in Dynamic	51
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	55



PAGE

ISSUE 3

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Micropower Phase-Locked Loop, having fully buffered outputs, based on Type 4046B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are as shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).

PAGE 6

ISSUE 3

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	−0.5 to +18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± IN	10	mA	-
4	D.C. Output Current	±1 <sub>0</sub>	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+300 +245	°C	Note 5 Note 6

#### **NOTES**


- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD} + 0.5V$  should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


PAGE

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
STWBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	





PAGE 8

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIM	MILLIMETRES	
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
$\mathbf{e_2}$	7.62	8.12	
F	7.11	7.62	
I	-	3.70	
K	10.90	12.10	
€	1.27	TYPICAL	


PAGE

ISSUE 3

9

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENCIONO	MILLIMETRES		NOTEC
DIMENSIONS	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
I	-	3.83	
К	10.90	12.10	
$\ell$	1.14	1.50	

PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages 14 spaces 20 terminal packages :

12 spaces


- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



PAGE 13

ISSUE 3

#### FIGURE 3(a) - PIN ASSIGNMENT



(TOP VIEW)

(TOP VIEW)

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 

PAGE 14

ISSUE 3


### FIGURE 3(b) - TRUTH TABLE

Not applicable.

#### FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 15

ISSUE 3

# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

PDSO = Single Output Power Dissipation

CKT = Circuit

I<sub>OZ</sub> = Output Leakage Current Third State

I<sub>LB</sub> = Bias Leakage CurrentV<sub>Z</sub> = Zener Diode Voltage

t<sub>PHZ</sub> = Propagation Delay, High Output to High Impedance
 t<sub>PZH</sub> = Propagation Delay, High Impedance to High Output
 t<sub>PLZ</sub> = Propagation Delay, Low Output to High Impedance
 t<sub>PZL</sub> = Propagation Delay, High Impedance to Low Output

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.

PAGE 17

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		920204401E
Detail Specification Number _		
Type Variant, as applicable		
Testing Level (B or C, as appro-	oriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

PAGE 19

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INU.	OHANAO I ENIGHIOS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVII
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 14	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	±80	μА
15 to 18	Input Current Low Level	IIL	3009	4(c)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Signal In and 2C1)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc, } V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 3-5-9-12)} \\ &\text{(Pins C 4-6-11-15)} \end{split}$	-	-0.1	μA
19 to 22	Input Current High Level	ІІН	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 3-5-9-12) (Pins C 4-6-11-15)	-	0.1	μΑ
23 to 28	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	0.05	V

PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	UNIT
NO.	OTALIAOTERIOTICO	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.4
29 to 32	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	14.95	•	V
33 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e)  V <sub>IN</sub> (Inhibit and R <sub>2</sub> ) = 5Vdc  V <sub>IN</sub> (VCO In and R <sub>1</sub> ) = 0Vdc  V <sub>OUT</sub> = 0.4Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 1-2-4-6-7-13)  (Pins C 1-2-5-7-9-16)	0.51	-	mA
39 to 44	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	3.4	-	mA
45 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 5Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	-0.51	-	mA

PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OTIANACTERIOTIOS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
49 to 52	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	-3.4	1	mA
53	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 13) (Pin C 16)	-	0.4	μA
54	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i)  V <sub>IN</sub> (Inhibit and R <sub>2</sub> ) = 15Vdc  V <sub>IN</sub> (VCO In) = 0Vdc  V <sub>OUT</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pin D/F 13)  (Pin C 16)	-	-0.4	μA
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-4-6-7-13)	4.5	0.5	V
	High Level (Noise Immunity) (Functional Test)	- 1111			(Pins C 1-2-5-7-9-16)			
56	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4.0Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5	13.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	1.5	



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
57	Bias Leakage Current (1)	l <sub>LB1</sub>	-	4(j)	$V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc Signal In = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 8) (Pin C 10)	-	-1.5	mA
58	Bias Leakage Current (2)	I <sub>LB2</sub>	-	4(j)	$V_{IN}$ (Signal In) = 0Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	-	<b> 150</b>	μA
59	Bias Leakage Current (3)	I <sub>LB3</sub>	-	4(j)	$V_{IN}$ (Signal In) = 15Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	•	150	Αц
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	Comparator In, Inhibit, 1C1, 2C1, Signal In and $V_{SS}$ = $-5V$ $V_{IN}$ (Remaining Inputs) = $0Vdc$ I (Demod. Out) = $-10\mu A$ $V_{DD}$ = $0Vdc$ (Pin D/F 10) (Pin C 12)	-0.7	-3.0	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(1)	$V_{DD}$ at Ground. $I_{(R2)} = -10\mu A$ $V_{IN}$ (Remaining Inputs) = -5V dc $V_{SS} = -5V dc$ , (Pin D/F 12) (Pin C 15)	-0.7	-3.0	V
62	Zener Voltage	V <sub>Z</sub>	-	4(m)	I <sub>Z</sub> = 50μA (Pin D/F 15) (Pin C 19)	4.45	7.5	V

PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Nie	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
63 to 69	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(n)	$I_{IN}$ (Under Test) = $-100\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 3-5-6-7-9-12-14) (Pins C 4-6-7-9-11-15-17)	-	-2.0	V
70 to 76	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(0)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30kΩ (Pins D/F 3-5-6-7-9-12-14) (Pins C 4-6-7-9-11-15-17)	3.0	1	V

PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.		OTHIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
77 to 78	Input Capacitance 1	C <sub>IN1</sub>	3012	4(p)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 3-5) (Pins C 4-6)	-	7.5	pF
79	Input Capacitance 2	C <sub>IN2</sub>	3012	4(p)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pin D/F 9) (Pin C 11)	-	35	pF
80	Propagation Delay Time Low to High	Ф∟н	3003	4(q)	$\begin{aligned} &V_{IN} \text{ (Under Test) = Pulse} \\ &Generator \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc, } V_{SS} = 0 \text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{2} &\frac{\text{Pins C}}{4 \text{ to 2}} \end{aligned}$	-	650	ns
81	Propagation Delay Time High to Low	<sup>t</sup> PHL	3003	4(q)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 Pins D/F Pins C 14 to 2 17 to 2	-	400	ns
82	Propagation Delay Time High Impedance to Low Output	<sup>†</sup> PZL	-	4(r)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 Pins D/F Pins C 3 to 13 4 to 16	-	550	ns

PAGE 25

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OTAL MOTERIOR	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01111
83	Propagation Delay Time Low Output to High Impedance	<sup>t</sup> PLZ	-	4(r)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 Pins D/F Pins C 14 to 13 17 to 16	-	550	ns
84	Propagation Delay Time High Impedance to High Output	<sup>t</sup> PZH	-	4(r)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 <u>Pins D/F</u> <u>Pins C</u> 14 to 13 17 to 16	-	420	ns
85	Propagation Delay Time High Output to High Impedance	tРНZ	-	4(r)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 Pins D/F Pins C 3 to 13 4 to 16	-	420	ns
86	Transition Time Low to High	₹т∟н	3004	4(q)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns
87	Transition Time High to Low	t <sub>THL</sub>	3004	4(q)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns



PAGE 26

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
88	Maximum Output Frequency of VCO	f <sub>max</sub>	-	4(r)	$R_1 = 10k\Omega$ , C1 = 50pF, $R_2 = \infty$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 7 (Pin D/F 4) (Pin C 5)	0.3	•	MHz

#### **NOTES**

- 1.  $\overrightarrow{GO}$ -NO- $\overrightarrow{GO}$  Test, each pattern of Test Table 4(a).  $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test IDD at the 12 conditions indicated in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).

PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0 - 5) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	ITS	UNIT
140.	OI IAI IAO I ERIO 1100	STVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	
3 to 14	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	±2.4	mA
15 to 18	Input Current Low Level	I₁∟	3009	4(c)	V <sub>IN</sub> (Under Test) = 0Vdc V <sub>IN</sub> (Signal In and 2C1) = 0Vdc V <sub>IN</sub> (Remaining Inputs) = 15Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 3-5-9-12) (Pins C 4-6-11-15)	-	1.0	μA
19 to 22	Input Current High Level	ΊΗ	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 3-5-9-12) (Pins C 4-6-11-15)	-	1.0	μΑ
23 to 28	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	0.05	V

PAGE 28

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OF ALLACTERIO FICO	OTMIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01111
29 to 32	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	14.95	-	V
33 to 38	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 5Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	360	-	μA
39 to 44	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	2.4		mA
45 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 5Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	-360	-	Ац

PAGE 29

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	OI IARAO I ERIO 1103	O TIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
49 to 52	Output Drive Current P-Channel	l <sub>OH2</sub>	-	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	-2.4	-	mA
53	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 13) (Pin C 16)	-	12	μА
54	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i)  V <sub>IN</sub> (Inhibit and R <sub>2</sub> ) = 15Vdc  V <sub>IN</sub> (VCO In) = 0Vdc  V <sub>OUT</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pin D/F 13)  (Pin C 16)	-	-12	μΑ
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	4.5 -	0.5	V
56	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4.0Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5	13.5	<u>-</u> -	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	1.5	



PAGE 30

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT	
140.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIII	
57	Bias Leakage Current (1)	I <sub>LB1</sub>	-	4(j)	$V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc Signal In = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 8) (Pin C 10)	-	<b>-1.5</b>	mA	
58	Bias Leakage Current (2)	I <sub>LB2</sub>	-	4(j)	$V_{IN}$ (Signal In) = 0Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	-	-120	μА	
59	Bias Leakage Current (3)	І <sub>LВЗ</sub>	-	4(j)	$V_{IN}$ (Signal In) = 15Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	-	120	μΑ	
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	Comparator In, Inhibit, 1C1, 2C1, Signal In and $V_{SS}$ = $-5V$ $V_{IN}$ (Remaining Inputs) = $0Vdc$ I (Demod. Out) = $-10\mu$ A $V_{DD}$ = $0Vdc$ (Pin D/F 10) (Pin C 12)	-0.3	-3.5	V	
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	$V_{DD}$ at Ground. $I_{(R2)} = -10\mu A$ $V_{IN}$ (Remaining Inputs) = -5V dc $V_{SS} = -5V dc$ (Pin D/F 12) (Pin C 15)	-0.3	<b>3.5</b>	V	
62	Zener Voltage	Vz	-	4(m)	I <sub>Z</sub> =50μA (Pin D/F 15) (Pin C 19)	4.45	7.75	V	



PAGE 31

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
140,						MIN	MAX	OIVII
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 14	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	± 80	μА
15 to 18	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Signal In and 2C1) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-5-9-12) (Pins C 4-6-11-15)	-	0.1	μA
19 to 22	Input Current High Level	ΊΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-5-9-12) (Pins C 4-6-11-15)	-	0.1	μΑ
23 to 28	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	0.05	V



PAGE 32

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT		
140.	OHARAOTERIOTIOS	STRIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.411		
29 to 32	Output Voltage High Level	Voн	3006	4(f)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	14.95	-	V		
33 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 5Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	640	-	μA		
39 to 44	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In and $R_1$ ) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	4.2	-	mA		
45 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 5Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	640	-	μA		

PAGE 33

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT	
140.		311111111111111111111111111111111111111		FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX		
49 to 52	Output Drive Current P-Channel	I <sub>OH2</sub>	•	4(h)	For Input Conditions see Table of Figure 4(e) $V_{IN}$ (R <sub>2</sub> ) = 15Vdc $V_{IN}$ (VCO In, Inhibit, R <sub>1</sub> , 1C1 and 2C1) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-4-13) (Pins C 1-2-5-16)	-4.2	<del>-</del>	mA	
53	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i) $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc $V_{IN}$ (VCO In) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 13) (Pin C 16)	-	0.4	μА	
54	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	-	4(i)	For Input Conditions see Table of Figure 4(i)  V <sub>IN</sub> (Inhibit and R <sub>2</sub> ) = 15Vdc  V <sub>IN</sub> (VCO In) = 0Vdc  V <sub>OUT</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pin D/F 13)  (Pin C 16)	-	-0.4	μA	
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage	V <sub>IL1</sub>	-	4(a)		$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-4-6-7-13)	4.5	0.5	٧
	High Level (Noise Immunity) (Functional Test)	VIH1	-		(Pins C 1-2-5-7-9-16)	-	0.5		
56	Input Voltage V <sub>IL2</sub> Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4.0Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5	13.5	-	V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 1-2-4-6-7-13) (Pins C 1-2-5-7-9-16)	-	1.5		



PAGE 34

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT		
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT		
57	Bias Leakage Current (1)	l <sub>LB1</sub>	-	4(j)	$V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and $R_2$ ) = 15Vdc Signal In = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 8) (Pin C 10)	-	-1.5	mA		
58	Bias Leakage Current (2)	I <sub>LB2</sub>	-	4(j)	$V_{IN}$ (Signal In) = 0Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	-	-240	µА		
59	Bias Leakage Current (3)	I <sub>LB3</sub>	-	4(j)	$V_{IN}$ (Signal In) = 15Vdc $V_{IN}$ (Comparator and VCO In) = 0Vdc $V_{IN}$ (Inhibit and R <sub>2</sub> ) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pin D/F 14) (Pin C 17)	-	240	μA		
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	Comparator In, Inhibit, 1C1, 2C1, Signal In and $V_{SS}$ = $-5V$ $V_{IN}$ (Remaining Inputs) = $0Vdc$ I (Demod. Out) = $-10\mu A$ $V_{DD}$ = $0Vdc$ (Pin D/F 10) (Pin C 12)	-0.7	-3.5	V		
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	$V_{DD}$ at Ground. $I_{(R2)} = -10\mu A$ $V_{IN}$ (Remaining Inputs) = -5V dc $V_{SS} = -5V dc$ (Pin D/F 12) (Pin C 15)	-0.7	-3.5	V		
62	Zener Voltage	V <sub>Z</sub>	-	4(m)	I <sub>Z</sub> =50μA (Pin D/F 15) (Pin C 19)	4.45	7.5	V		

PAGE 35

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN				JI 11L. ¬		NUMB	ERS					D.C. S	UPPLY
No.	1	2	3	4	5	6	7	12	14	Α	В	8	16
0	X	0	0	0	1	0	0	Н	0	Х	Х	$V_{SS}$	$V_{DD}$
1	Χ	1	0	0	1	0	0	Н	1	Χ	Х		
2	X	0	0	0	1	0	0	Н	0	Χ	Χ		
3	0	1	0	1	0	1	1	Н	1	1	0		1 1
4	0	0	0	0	0	0	1	Н	0	1	0		1
5	1	1	1	0	0	0	0	Н	0	0	0		
6	0	0	1	1	0	1	0	Н	1	1	0		1
7	0	1	0	1	0	0	0	Н	1	1	0		
8	Х	Χ	0	Χ	1	0	0	Н	1	Χ	Χ		
9	1	0	1	0	1	0	0	Н	1	0	0		
10	1	1	1	0	1	0	1	Н	0	0	0		
11	0	0	1	0	1	1	1	Н	1	1	0		
12	0	1	1	0	1	1	0	Н	0	1	0	, ,	
13	0	0	1	0	1	0	0	Н	1	1	0		
14	0	1	1	0	1	0	0	Н	0	1	0		
15	0	0	0	0	1	0	0	Н	0	1	0		
16	0	1	0	0	1	0	0	Н	1	1	0		
17	1	0	1	0	1	0	0	Н	1	0	0		
18	1	1	0	0	1	0	0	Н	1	0	0		
19	0	0	1	0	1	0	0	Н	1	0	1	1	
20	0	1	0	0	1	0	0	Н	1	0	1		
21	0	0	1	0	1	0	0	Н	1	0	1		
22	0	1	0	0	1	0	0	Н	1	0	1		
23	0	0	0	0	1	0	0	Н	0	0	1		
24	0	1	1	0	1	0	0	Н	0	0	1		
25	0	0	0	0	1	0	0	Н	0	0	1		
26	1	1	0	0	1	0	0	Н	1	0	0		
27	0	0	1	0	1	0	0	Н	1	0	1		
28	0	1	1	0	1	0	0	Н	0	0	1		
29	1	0	1	0	1	0	0	Н	1	0	0		
30	1	1	0	0	1	0	0	Н	1	0	0		
31	1	0	0	0	1	0	0	Н	0	0	0		l
32	0	1	1	0	1	0	0	Н	0	0	1		
33	1	0	1	0	1	0	0	Н	1	0	0		
34	1	1	1	0	1	0	0	Н	0	0	0		
35	1	0	0	0	1	0	0	Н	0	0	0		
36	0	1	0	0	1	0	0	Н	1	1	0	<b>V</b>	<b>y</b>

NOTES: See Page 36.


PAGE 36

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## NOTES TO FIGURE 4(a) - FUNCTIONAL TEST TABLE

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care,  $H = Connected to <math>V_{DD}$ .
- 3. Diagram for the connection of 4007uB to 4046B for the formation of Outputs A and B.



## **NOTES**

1.  $R_3 = R_4 = 10k\Omega$ .

 $R_5 = R_6 = 200k\Omega$ .

- 2. Unused pins to be biased as follows:
  - Pins 2 and  $11 = V_{DD}$ .
    - Pins 3, 4, 9,  $10 = V_{SS}$ .
  - For the Low Voltage Functional Test, V<sub>DD</sub> for external 4007uB's should be made higher to ensure correct operation.

PAGE 37

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS							D.C. S	UPPLY		
PATTERN No.				INP	JTS				I <sub>DD</sub> TEST		
	3	5	6	7	9	11	12	14		8	16
0	1	1	0	0	0	0	0	0 .		$V_{SS}$	$V_{\mathrm{DD}}$
1	1	1	0	0	0	0	0	1			1
2	1	1	0	0	0	0	0	0			
3	1	1	0	0	0	0	0	1	1		
4	0	0	1	0	0	0	1	1			
5	0	0	0	0	0	0	1	1	2		
6	1	0	0	1	0	0	1	1			
7	1	0	0	0	0	0	1	1	3		
8	0	0	0	0	0	0	1	1	4		
9	1	0	0	0	0	0	1	1	5		
10	0	0	0	0	0	0	1	1	6		
11	1	1	-	-	0	0	1	0			
12	1	1	-	-	0	0	1	1			
13	1	1	-	-	0	0	1	0			
14	1	1	-	-	0	0	1	1			
15	1	1	-	-	0	0	1	0	7		Ì
16	0	1	-	-	0	0	1	0	8		
17	1	1	-	-	0	0	1	0	9		
18	0	1	-	-	0	0	1	0	10		
19	1	1	-	-	0	0	1	0	11		}
20	0	1	_		0	0	1	0	12		<u> </u>

## **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2.  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3.  $I_{DD}$  Test No. 1-6 performed with M.S. in the  $V_{DD}$  line, use positive (+) leakage limits.  $I_{DD}$  Test No. 7-12 performed with M.S. in the  $V_{SS}$  line, use negative (-) leakage limits.
- 4. The leakage tests are performed in two sequences:-

The first 6 leakage tests are done with the M.S. in the  $V_{DD}$  (Pin D/F 16) line and the  $V_{SS}$  pin (D/F 8) tied on GND.


The second 6 leakage tests are done with M.S. in the  $V_{SS}$  line (Pin D/F 8) and the  $V_{DD}$  pin (Pin D/F 16) tied to  $V_{DD}$ .

PAGE 38

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


# FIGURE 4(c) - LOW LEVEL INPUT CURRENT



## **NOTES**

1. Each input to be tested separately.

# FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



## **NOTES**


1. Each input to be tested separately.

PAGE 39

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



## **NOTES**

1. Each output to be tested separately.

TABLE 4(e)

		PIN NUMBERS			D.C. S	SUPPLY
PATTERN No.		INPUTS				
1.0.	3	6	14		8	16
0	0	-	1		0	$V_{DD}$
1	1	-	1		1	1
2	0	-	1			
3	1	-	1	1		
4	1	-	1		<b>!</b> !	
5	1	0	0			
6	1	1	1			
7	1	0	0			
8	1	0	1		1 1	
9	1	0	0	2		
10	0	0	0			
11	1	0	0	3		_₩

1. 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.
 2. Test 1 : V<sub>OL</sub> - I<sub>OL</sub> all pins. Test 2 : V<sub>OH</sub> - I<sub>OH</sub> (Pins D/F 2-4-13), (Pins C 2-5-16). Test 3 : V<sub>OH</sub> - I<sub>OH</sub> (Pin D/F 1), (Pin C 1).




PAGE 40

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE




## **NOTES**

1. Each output to be tested separately.

## FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

## FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



# **NOTES**

1. Each output to be tested separately.

# **NOTES**

1. Each output to be tested separately.

PAGE 41

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




TABLE 4(i)

	PIN NU		
PATTERN NO.	INP	JTS	TEST
[	3	14	
0	0	0	
1	1	0	<b>,</b>
2	0	0	
3	1	0	
4	0	11	X

# **NOTES**

1. Logic Level Definitions: "0" =  $V_{SS}$ , "1" =  $V_{DD}$ .




PAGE 42

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(j) - BIAS LEAKAGE CURRENT




## **NOTES**

- 1. For Input Conditions see Table 2.
- 2. I<sub>LB1</sub> measured at Pin 8.
- 3.  $I_{LB2}$  and  $I_{LB3}$  measured at Pin 14.

# FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 43

ISSUE 3


# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(m) - ZENER VOLTAGE



## FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)

## FIGURE 4(o) - INPUT CLAMP VOLTAGE (VDD)



## **NOTES**

1. Each input to be tested separately.

# **NOTES**


1. Each input to be tested separately.

PAGE 44

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(p) - INPUT CAPACITANCE



## NOTES


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 45


ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(q) - PROPAGATION DELAY AND TRANSITION TIME



# **VOLTAGE WAVEFORMS**



# **NOTES**


1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns,  $t_r = 500$ kHz.

PAGE 46


ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(r) - PROPAGATION DELAY INPUT TO PHASE COMPARATOR II OUTPUT



## **VOLTAGE WAVEFORMS**



## NOTES

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns,  $t_r = 500$ kHz.



PAGE 47

ISSUE 3

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 14	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 12	μА
33 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	±15 (1)	%
45 to 48	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
53	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	As per Table 2	As per Table 2	± 60	nA
54	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	As per Table 2	As per Table 2	± 60	nA
60	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	٧

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.

PAGE 48

ISSUE 3

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-4-10-13-15) (Pins C 1-2-5-12-16-19)	V <sub>OUT</sub>	V <sub>OUT</sub> Open	
3	Inputs - (Pins D/F 11-12) (Pins C 14-15)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 3-5-9-14) (Pins C 4-6-11-17)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

# **NOTES**

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-4-10-13-15) (Pins C 1-2-5-12-16-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 11-12) (Pins C 14-15)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 3-5-9-14) (Pins C 4-6-11-17)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## NOTES

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 49

ISSUE 3


# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+125 (+0-5)	°C
2	Outputs - (Pins D/F 1-4-10-13-15) (Pins C 1-5-12-16-19)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Output - (Pin D/F 2) (Pin C 2)	V <sub>OUT</sub>	+ 6.25	Vdc
4	Input - (Pin D/F 14) (Pin C 17)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
5	Input - (Pin D/F 9) (Pin C 11)	V <sub>IN</sub>	Ground	Vdc
6	Inputs - (Pins D/F 3-5-12) (Pins C 4-6-15)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
7	Input - (Pin D/F 11) (Pin C 14)	V <sub>IN</sub>	Open	-
8	Pulse Voltage	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
9	Pulse Frequency Square Wave	f	50k, 50% Duty Cycle	Hz
10	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
11	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

PAGE 50

ISSUE 3


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 51

ISSUE 3

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 52

ISSUE 3

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

## 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

## 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

## 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

PAGE 53

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS	A AIR I	14434	UNIT
					(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 14	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 12	1	-	μ <b>A</b>
15 to 18	Input Current Low Level	l <sub>ΙL</sub>	As per Table 2	As per Table 2	-	<b>-</b>	-0.1	μA
19 to 22	Input Current High Level	Ιн	As per Table 2	As per Table 2	-	-	0.1	μA
23 to 28	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
29 to 32	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	٧
33 to 38	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
39 to 44	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	<b>-</b>	%
45 to 48	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 52	Output Drive Current P-Channel	10н2	As per Table 2	As per Table 2	± 15 (1)	-	_	%
53	Output Leakage Current Third State (1)	l <sub>OZ1</sub>	As per Table 2	As per Table 2	± 60	1	-	nA
54	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	As per Table 2	As per Table 2	± 60	-	-	nA

## NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 54

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS	MIN	MAX	UNIT
					(Δ)	IVIIIV	IVIZX	
55	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	_ v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			-	•	0.5	
57	Bias Leakage Current (1)	l <sub>LB1</sub>	As per Table 2	As per Table 2	-	-	<b>-1.5</b>	mA
58	Bias Leakage Current (2)	I <sub>LB2</sub>	As per Table 2	As per Table 2	-	1	<b>– 150</b>	μA
59	Bias Leakage Current (3)	I <sub>LB3</sub>	As per Table 2	As per Table 2	-	1	150	μΑ
60	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
61	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
62	Zener Voltage	Vz	As per Table 2	As per Table 2	-	4.45	7.5	V



PAGE 55

ISSUE 3

# **APPENDIX 'A'**

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in:
Para. 4.2.4	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.21.1, Operating Life during Qualification Testing:
Para. 4.2.5	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.21.2, Operating Life during Lot Acceptance Testing:
rafa. 4.2.5	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.