

Page i

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

## **BASED ON TYPE 4051B**

## ESCC Detail Specification No. 9202/047

## ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 51

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

## **BASED ON TYPE 4051B**

## ESA/SCC Detail Specification No. 9202/047

SEE

# space components coordination group

		Appro	ved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	April 2001	Sa (mitt-	Hom	



ISSUE 3

#### **DOCUMENTATION CHANGE NOTICE**

This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:.       None         Cover page       None         DCN       Para. 1.3       : New sentence added       221602         Table 1(a)       : Variants 10 and 11 added       221505         Table 1(b)       : No. 8, Maximum temperature amended       221505         Figure 2(a)       : Side elevation corrected       221505         Figure 2(c)       : In the drawing, Pin No. 20 location corrected       221505         Figure 2(e)       : No we page added       221505         Notes to Figures       : Title amended       221505         Figure 3(a)       : Left-hand Title amended       221505         Para. 4.3.2       : SO package added to text       221505         Para. 4.3.2       : SO package added to text       221505         Para. 4.3.2       : SO package added to text       221505         Para. 4.5.2       : SO package added to text       221505         Para. 4.5.6       : Last sentence deleted, new text added       221505         Para. 4.8.6       : Last sentence deleted, new text added       221505         Para. 4.8.6       : Last sentence deleted, new text added       221602         Appendix 'A'


<u>See</u>	ESA/SCC Detail Specification No. 9202/047		PAGE 3 ISSUE 3
	TABLE OF CONTENTS		
GENERAL			Page 5
Scope			5
1.2 Component Type Variants			5
1.3 Maximum Ratings			5
	rmation		5
			5
			5
			5
			5
			5
-	L.		5
•			5 16
	GENERAL Scope Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Networ	ESA/SCC Detail Specification No. 9202/047 TABLE OF CONTENTS GENERAL Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram	ESA/SCC Detail Specification No. 9202/047 <b>TABLE OF CONTENTS</b> <b>GENERAL</b> Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Network

16

•	TEDMO	DECINITIONO	ABBREVIATIONS,	CVMDOLC	AND UNITO
3.	IERIVIJ,	DEFINITIONS,	ADDREVIATIONS	STINDULS	AND UNITS

4.	REQUIREME	INTS

4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	49
4.8.1	Electrical Measurements on Completion of Environmental Tests	49
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	49
4.8.3	Electrical Measurements on Completion of Endurance Tests	49
4.8.4	Conditions for Operating Life Test	49
4.8.5	Electrical Circuits for Operating Life Tests	49
4.8.6	Conditions for High Temperature Storage Test	49



Pages

#### **TABLES**

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	44
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Conditions for Burn-in Dynamic	46
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	50

#### **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	
4	Circuits for Electrical Measurements	33
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	47
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	47
5(c)	Electrical Circuit for Burn-in Dynamic	48
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	51



#### 1. **GENERAL**

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Analogue Multiplexer/Demultiplexer, having fully buffered outputs, based on Type 4051B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 <u>PIN\_ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



### TABLE 1(a) - TYPE VARIANTS


VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS (Note 6)
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	PD	200	mW	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mW	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>soi</sub>	+ 300 + 245	°C	Note 5 Note 7

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to  $V_{SS}$ .
- 2.  $V_{DD}$  +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. When current is drawn from Z to Y, the voltage drop across the bidirectional switch shall not exceed 0.4V.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



#### FIGURE 2 - PHYSICAL DIMENSIONS





SYMBOL MILLIMETRES		ETRES	NOTES
STMBOL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
Е	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN






SYMBOL	MILLIM	ETRES	NOTES
STINBUL	MIN	MAX	NOTES
A	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.62	
1	-	3.70	
к	10.90	12.10	
e	1.27	Typical	




#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTES	
STWIDOL	MIN	MAX	NUTES
А	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
ł	-	3.83	
к	10.90	12.10	
ł	1.14	1.50	



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STINDUL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYI	PICAL	
L	10	10.65	
М	0.33	0.43	
N	4.31 TY	PICAL	


NOTES: See Page 12.




#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



#### FIGURE 3(a) - PIN ASSIGNMENT



#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20




#### FIGURE 3(b) - TRUTH TABLE

	INPUT S	STATES		
INHIBIT	С	В	А	"ON" CHANNEL(S)
L	L	L	L	0
L	L	L	н	1
L	L	Н	L	2
L	L	Н	. Н	3
L	Н	L	L	4
L	Н	L	н	5
L	Н	Н	L	6
L	Н	Н	Н	7
н	X	Х	Х	NONE


**NOTES** 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care

#### FIGURE 3(c) - CIRCUIT SCHEMATIC

#### LOGIC LEVEL CONVERSION




#### TRANSITION GATE





#### FIGURE 3(d) - FUNCTIONAL DIAGRAM

#### CHANNELS IN/OUT





#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

= Input Clamp Voltage Vic Single Output Power Dissipation  $P_{DSO} =$ CKT = Circuit. IOFF = Channel Off Leakage Current = **Channel On Resistance** RON C<sub>INC</sub> = **Channel Input Capacitance Channel Output Capacitance** = Coc

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



4.2.4 Deviations from Qualification Tests (Chart IV)

None.

- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.
- 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	9	<u>20204702</u>	B
Detail Specification Number			
Type Variant, as applicable	·		

Testing Level (B or C, as appropriate)<sup>-</sup>

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5) \degree C$  and  $-55(+5.0) \degree C$  respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 11	Quiescent Current	IDD	3005	4(b)		-	500	nA
12 to 15	Input Current Low Level Address or Inhibit	ΪL	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	-50	nA
16 to 19	Input Current High Level Address or Inhibit	ΙH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	50	nA
20 to 27	Channel Off Leakage Current (Any Channel)	IOFF1	-	4(e)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) = 15Vdc} \\ V_{IN} \mbox{ (Address Inputs)} \\ = 0Vdc \\ V_{IN} \mbox{ (Channel I/O) = 15Vdc} \\ V_{IN} \mbox{ (Common O/I) = 0Vdc} \\ V_{DD} = 15Vdc, \\ V_{DD} = 15Vdc, \\ V_{SS} = V_{EE} = 0Vdc \\ \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$	-	-100	nA

NOTES: See Page 24.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	extrapol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
28 to 35	Channel Off Leakage Current (Any Channel)	l <sub>OFF2</sub>	-	4(e)	$ \begin{array}{l} V_{IN} \; (Inhibit) = 15 Vdc \\ V_{IN} \; (Address Inputs) \; = 0 Vdc \\ V_{IN} (Channel I/O) \; = 0 Vdc \\ V_{IN} (Common O/I) = 15 Vdc \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline \frac{Pins D/F}{3 \ to \ 1}  \frac{Pins \ C}{4 \ to \ 1} \\ 3 \ to \ 2  4 \ to \ 2 \\ 3 \ to \ 4  4 \ to \ 5 \\ 3 \ to \ 5  4 \ to \ 6 \\ 3 \ to \ 12  4 \ to \ 15 \\ 3 \ to \ 14  4 \ to \ 17 \\ 3 \ to \ 15  4 \ to \ 19 \\ \end{array} $	-	100	nA
36	Channel Off Leakage Current (All Channels)	IOFF3	-	4(f)	$\begin{array}{l} V_{IN} \mbox{(Inhibit)} = 15 \mbox{Vdc} \\ V_{IN} \mbox{(Address Inputs)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Channel I/O)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Common O/I)} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \box{Value} \mbox{Value} Va$	-	100	nA
37	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) = 15Vdc} \\ V_{IN} \mbox{ (Address Inputs) = 0Vdc} \\ V_{IN} \mbox{ (Channel I/O) = 15Vdc} \\ V_{IN} \mbox{ (Common O/I) = 0Vdc} \\ V_{DD} \mbox{ = 15Vdc}, \\ V_{DD} \mbox{ = 15Vdc}, \\ V_{SS} \mbox{ = V}_{EE} \mbox{ = 0Vdc} \\ \hline \hline \mbox{ I to 3 } 1 \mbox{ to 4} \\ 2 \mbox{ to 3 } 2 \mbox{ to 4} \\ 4 \mbox{ to 3 } 5 \mbox{ to 4} \\ 5 \mbox{ to 3 } 6 \mbox{ to 4} \\ 12 \mbox{ to 3 } 15 \mbox{ to 4} \\ 13 \mbox{ to 3 } 17 \mbox{ to 4} \\ 15 \mbox{ to 3 } 19 \mbox{ to 4} \\ \end{array}$	-	-100	nA

NOTES: See Page 24.



ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	NITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
38 to 149	Channel On Resistance	R <sub>ON1</sub>	-	4(g)	$\begin{array}{l} \mbox{V}_{IN} \mbox{(Inhibit)} = 0 \mbox{V}_{C} \\ \mbox{V}_{IN} \mbox{(Address Inputs):} \\ \mbox{V}_{IL} = 0 \mbox{V}_{dC}, \mbox{V}_{IH} = 5 \mbox{V}_{dC} \\ \mbox{I}_{IN} = 100 \mbox{$\mu$A}, \mbox{$R_L$} = 10 \mbox{$\mu$\Omega$} \\ \mbox{Channel Input Conditions:} \\ \mbox{Test Table Figure 4(g)(i).} \\ \mbox{V}_{DD} = 5 \mbox{V}_{dC}, \mbox{$V_{SS}$} = \mbox{$V_{EE}$} = 0 \mbox{V}_{dC} \\ \mbox{Note 4} \\ \mbox{Pins D/F} & \mbox{$Pins C$} \\ \mbox{$3 to 1 4 to 1$} \\ \mbox{$3 to 2 4 to 2$} \\ \mbox{$3 to 4 4 to 5$} \\ \mbox{$3 to 5 4 to 6$} \\ \mbox{$3 to 12 4 to 15$} \\ \mbox{$3 to 12 4 to 15$} \\ \mbox{$3 to 12 4 to 15$} \\ \mbox{$3 to 13 4 to 16$} \\ \mbox{$3 to 15 4 to 19$} \\ \mbox{$1 to 3 1 to 4$} \\ \mbox{$2 to 3 2 to 4$} \\ \mbox{$4 to 3 5 to 4$} \\ \mbox{$5 to 3 6 to 4$} \\ \mbox{$1 2 to 3 15 to 4$} \\ \mbox{$1 2 to 3 15 to 4$} \\ \mbox{$1 3 to 3 16 to 4$} \\ \mbox{$1 4 to 3 17 to 4$} \\ \mbox{$1 5 to 3 19 to 4$} \\ \mbox{$1 5 to 3 19 to 4$} \\ \mbox{$1 5 to 3$} \mbox{$1 9 to 4$} \\ \mbox{$1 5 to 5$} \mbox{$1 9 to 4$} \\ \mbox{$1 5 to 5$} \mbox{$1 9 to 5$} \\ \mbox{$1 5 to 5$} \mbox{$1 9 to 5$} \\ $1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$		1050	Ω
150 to 277	Channel On Resistance	R <sub>ON2</sub>	-	4(g)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit)} = 0 V dc \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0 V dc,  V_{IH} = 15 V dc \\ I_{IN} = 100 \mu A,  R_L = 10 k \Omega \\ Channel Input Conditions: \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15 V dc,  V_{SS} = V_{EE} = 0 V dc \\ Note 4 \\ \hline \box{Pins } D/F & \mbox{Pins } C \\ \hline  3 \ to \ 1 & 4 \ to \ 1 \\  3 \ to \ 2 & 4 \ to \ 2 \\  3 \ to \ 1 & 4 \ to \ 1 \\  3 \ to \ 2 & 4 \ to \ 2 \\  3 \ to \ 1 & 4 \ to \ 1 \\  3 \ to \ 1 & 4 \ to \ 1 \\  3 \ to \ 1 & 4 \ to \ 15 \\  3 \ to \ 12 & 4 \ to \ 15 \\  3 \ to \ 14 & 4 \ to \ 17 \\  3 \ to \ 15 & 4 \ to \ 19 \\  1 \ to \ 3 & 1 \ to \ 4 \\  2 \ to \ 3 & 2 \ to \ 4 \\  4 \ to \ 3 & 5 \ to \ 4 \\  5 \ to \ 3 & 6 \ to \ 4 \\  12 \ to \ 3 & 15 \ to \ 4 \\  13 \ to \ 3 & 16 \ to \ 4 \\  14 \ to \ 3 & 17 \ to \ 4 \\  15 \ to \ 3 & 19 \ to \ 4 \\ \end{tabular}$	-	280	Ω

NOTES: See Page 24.



ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		SYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
070	Input Voltage Low Level (Noise Immunity) (Functional Test)	evel e Immunity) tional Test)	<i>4(</i> b)	Address and Inhibit Inputs: $V_{IL} = 1.5Vdc$ , $V_{IH} = 3.5Vdc$ Channel Input: $V_{IL} = 0Vdc$ , $V_{IH} = 5Vdc$ $V_{DD} = 5Vdc$ ,	-	0.5	V	
278	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-		V <sub>DD</sub> - 5V0C, V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	4.5	I	
279	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>iL2</sub>		4(b)	Address and Inhibit Inputs: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$	-	1.5	V
213	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		- 4(h)	V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	13.5	-	Ū
280	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and $V_{EE}$ at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
281	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
282 to 285	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100µA $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	-2.0	V
286 to 289	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(l)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R=30k $\Omega$ ; (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	3.0	-	V

NOTES: See Page 24.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
290 to 293	Input Capacitance Address or Inhibit	C <sub>IN</sub>	3012	4(m)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = V_{EE} = 0 \text{Vdc}$ Note 6 (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	7.5	pF
294 to 301	Channel Capacitance (Input)	C <sub>INC</sub>	3012	4(n)	$V_{DD} = V_{SS} = V_{EE} = 0Vdc$ Note 6 (Pins D/F 1-2-4-5-12-13- 14-15) (Pins C 1-2-5-6-15-16-17- 19)	-	7.5	pF
302	Channel Capacitance (Output)	C <sub>OC</sub>	3012	4(o)	V <sub>DD</sub> = V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 6 (Pin D/F 3) (Pin C 4)	-	75	pF
303	Propagation Delay Channel Input to Channel Output	tplH1	3003	4(q)	$ \begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_L = 200k\Omega \\ V_{DD} = \; 5Vdc, \\ V_{SS} = V_{EE} \; = \; 0Vdc \\ Note \; 7 \\ \hline \frac{Pins \; D/F}{3 \; to \; 13}  \frac{Pins \; C}{4 \; to \; 16} \end{array} $	-	40	ns
304	Propagation Delay Address to Signal OUT (Channel turning ON)	t₽LH2	3003	4(p)	$ \begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_L = 10k\Omega \\ V_{DD} = \; 5Vdc, \\ V_{SS} = V_{EE} \; = \; 0Vdc \\ Note \; 7 \\ \hline \frac{Pins \; D/F}{11 \; to \; 3}  \frac{Pins \; C}{14 \; to \; 4} \end{array} $	-	670	ns
305	Propagation Delay Inhibit to Signal OUT (Channel turning ON)	tрінз	3003	4(p)	$\begin{array}{l} V_{IN} \; (Under Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_{L} = 10k\Omega \\ V_{DD} = \; 5Vdc, \\ V_{DS} = V_{EE} \; = \; 0Vdc \\ Note \; 7 \\ \underline{Pins \; D/F} \\ \overline{6 \; \mathrm{to} \; 3} \\ \end{array}$	-	400	ns

NOTES: See Page 24.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
306	Propagation Delay Channel Input to Channel Output	tphl1	3003	4(q)	$ \begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 200 \text{k} \Omega \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{SS} = \text{V}_{EE} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins } D/F}{3 \; \text{to } 13}  \frac{\text{Pins } C}{4 \; \text{to } 16} \end{array} $	-	40	ns
307	Propagation Delay Address to Signal OUT (Channel turning OFF)	tphl2	3003	4(p)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 300 \Omega \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{SS} = \text{V}_{EE} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 11 \; \text{to 3} & 14 \; \text{to 4} \end{array}$	-	670	ns
308	Propagation Delay Inhibit to Signal OUT (Channel turning OFF)	tphl3	3003	4(p)	$ \begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 300 \Omega \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{SS} = \text{V}_{EE} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins } D/F}{6 \; \text{to 3}}  \frac{\text{Pins } C}{7 \; \text{to 4}} \end{array} $	-	400	ns

#### NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
- $V_{OH} \ge V_{DD} 0.5 V dc$   $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of I<sub>DD</sub> for the input conditions given in Table 4(b).
- 4 For characterisation during qualification, the incremental method or the method shown in Figure 4(g) (ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that at least one discrete value shall be measured and recorded in order that drift values may be applied. Figure 4(g) (iii) shall be used for the discrete value measurement.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and channel selection is monitored.
- 6. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input or output under test and  $V_{SS}$ , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).



ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 11	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
12 to 15	Input Current Low Level Address or Inhibit	ιL	3009	4(c)	$      V_{IN} \text{ (Under Test) } = 0 \text{Vdc} \\       V_{IN} \text{ (Other Inputs) } = 15 \text{Vdc} \\       V_{DD} = 15 \text{Vdc} , \\       V_{SS} = V_{EE} = 0 \text{Vdc} \\       (Pins D/F 6-9-10-11) \\       (Pins C 7-11-12-14) $	-	-100	nA
16 to 19	Input Current High Level Address or Inhibit	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	100	nA
20 to 27	Channel Off Leakage Current (Any Channel)	IOFF1	-	4(e)	$\begin{array}{l} V_{IN} \mbox{(Inhibit)} = 15 Vdc \\ V_{IN} \mbox{(Address Inputs)} \\ = 0 Vdc \\ V_{IN} \mbox{(Channel I/O)} = 15 Vdc \\ V_{IN} \mbox{(Common O/I)} = 0 Vdc \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline \mbox{Pins D/F} & \mbox{Pins C} \\ 1 \mbox{ to } 3 & 1 \mbox{ to } 4 \\ 2 \mbox{ to } 3 & 2 \mbox{ to } 4 \\ 4 \mbox{ to } 3 & 5 \mbox{ to } 4 \\ 5 \mbox{ to } 3 & 6 \mbox{ to } 4 \\ 12 \mbox{ to } 3 & 15 \mbox{ to } 4 \\ 13 \mbox{ to } 3 & 16 \mbox{ to } 4 \\ 14 \mbox{ to } 3 & 17 \mbox{ to } 4 \\ 15 \mbox{ to } 3 & 19 \mbox{ to } 4 \\ \end{array}$	-	-1.0	μА

NOTES: See Page 24.



ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
28 to 35	Channel Off Leakage Current (Any Channel)	I <sub>OFF2</sub>	-	4(e)	$ \begin{array}{l} V_{IN} \; (Inhibit) = 15 V dc \\ V_{IN} \; (Address Inputs) \; = 0 V dc \\ V_{IN} (Channel I/O) \; = 0 V dc \\ V_{IN} (Common O/I) = 15 V dc \\ V_{DD} = 15 V dc, \\ V_{SS} = V_{EE} = 0 V dc \\ \hline \frac{Pins D/F}{3 \; to \; 1} \; \begin{array}{c} Pins C \\ 4 \; to \; 1 \\ 3 \; to \; 2 \\ 4 \; to \; 2 \\ 3 \; to \; 4 \\ 4 \; to \; 5 \\ 3 \; to \; 5 \\ 4 \; to \; 6 \\ 3 \; to \; 12 \\ 4 \; to \; 15 \\ 3 \; to \; 14 \\ 4 \; to \; 17 \\ 3 \; to \; 15 \\ 4 \; to \; 19 \\ \end{array} $		1.0	μA
36	Channel Off Leakage Current (All Channels)	IOFF3	-	4(f)	$ \begin{array}{l} V_{IN} \mbox{(Inhibit)} = 15 \mbox{Vdc} \\ V_{IN} \mbox{(Address Inputs)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Channel I/O)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Common O/I)} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \box{Var} \mbox{Var} $	-	1.0	μ
37	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$\begin{array}{l} V_{IN} \; (Inhibit) = 15 Vdc \\ V_{IN} \; (Address Inputs) \; = 0 Vdc \\ V_{IN} (Channel I/O) \; = 15 Vdc \\ V_{IN} (Common O/I) = 0 Vdc \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline Pins D/F & Pins C \\ 1 \; to \; 3 & 1 \; to \; 4 \\ 2 \; to \; 3 & 2 \; to \; 4 \\ 4 \; to \; 3 & 5 \; to \; 4 \\ 5 \; to \; 3 & 6 \; to \; 4 \\ 12 \; to \; 3 & 15 \; to \; 4 \\ 13 \; to \; 3 & 16 \; to \; 4 \\ 14 \; to \; 3 & 17 \; to \; 4 \\ 15 \; to \; 3 & 19 \; to \; 4 \\ \end{array}$	-	-1.0	μA

NOTES: See Page 24.



ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	NITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
38 to 149	Channel On Resistance	R <sub>ON1</sub>		4(g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1200	Ω
150 to 277	Channel On Resistance	R <sub>ON2</sub>	-	4(g)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) = 0Vdc} \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0Vdc, \mbox{ V}_{IH} = 15Vdc \\ I_{IN} = 100\mu A, \mbox{ R}_L = 10k\Omega \\ \mbox{ Channel Input Conditions:} \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15Vdc, \mbox{ V}_{SS} = V_{EE} = 0Vdc \\ \mbox{ Note 4} \\ \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$	-	400	Ω

NOTES: See Page 24.



ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	NO. CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
278	Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	_	4(h)	Address and Inhibit Inputs: $V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 5Vdc$ $V_{DD} = 5Vdc$ ,	-	0.5	v
210	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		-(1)	V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	4.5	-	v
279	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_		Address and Inhibit Inputs: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ ,	-	1.5	v
213	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(h)	V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	13.5	-	v
280	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and V <sub>EE</sub> at Ground. All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
281	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ , $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V

NOTES: See Page 24.



ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	_	-	-
3 to 11	Quiescent Current	סס	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
12 to 15	Input Current Low Level Address or Inhibit	Ι <sub>ΙĽ</sub>	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ $(\text{Pins D/F 6-9-10-11})$ $(\text{Pins C 7-11-12-14})$	•	-50	nA
16 to 19	Input Current High Level Address or Inhibit	lιH	3010	4(d)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 15 \text{Vdc} \\ V_{IN} \; (\text{Other Inputs}) \; = \; 0 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \\ V_{SS} \; = \; V_{EE} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 6-9-10-11}) \\ (\text{Pins C 7-11-12-14}) \end{array}$	-	50	nA
20 to 27	Channel Off Leakage Current (Any Channel)	IOFF1	-	4(e)	$\begin{array}{l} V_{IN} \; (Inhibit) = 15 Vdc \\ V_{IN} \; (Address Inputs) \\ = 0 Vdc \\ V_{IN} (Channel I/O) = 15 Vdc \\ V_{IN} (Common O/I) = 0 Vdc \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline Pins D/F \\ 1 to 3 \\ 1 to 4 \\ 2 to 3 \\ 2 to 4 \\ 4 to 3 \\ 5 to 3 \\ 6 to 4 \\ 12 to 3 \\ 15 to 4 \\ 13 to 3 \\ 16 to 4 \\ 14 to 3 \\ 17 to 4 \\ 15 to 3 \\ 19 to 4 \\ \end{array}$	-	-100	nA

NOTES: See Page 24.



ISSUE 3

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	CHARACTERISTICS	SVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
28 to 35	Channel Off Leakage Current (Any Channel)	I <sub>OFF2</sub>	-	4(e)	$ \begin{array}{l} V_{IN} \; (Inhibit) = 15 V dc \\ V_{IN} \; (Address Inputs) \; = 0 V dc \\ V_{IN} (Channel I/O) \; = 0 V dc \\ V_{IN} (Common O/I) \; = \; 15 V dc \\ V_{DD} \; = \; 15 V dc, \\ V_{DD} \; = \; 15 V dc, \\ V_{SS} \; = \; V_{EE} \; = \; 0 V dc \\ \hline Pins \; D/F \; \qquad Pins \; C \\ \hline 3 \; to \; 1 \; & 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; & 4 \; to \; 2 \\ \hline 3 \; to \; 1 \; & 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; & 4 \; to \; 5 \\ \hline 3 \; to \; 12 \; & 4 \; to \; 5 \\ \hline 3 \; to \; 12 \; & 4 \; to \; 15 \\ \hline 3 \; to \; 13 \; & 4 \; to \; 16 \\ \hline 3 \; to \; 14 \; & 4 \; to \; 17 \\ \hline 3 \; to \; 15 \; & 4 \; to \; 19 \\ \end{array} $	1	100	nA
36	Channel Off Leakage Current (All Channels)	IOFF3	-	4(f)	$ \begin{array}{l} V_{IN} \mbox{(lnhibit)} = 15 \mbox{Vdc} \\ V_{IN} \mbox{(Address Inputs)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Channel I/O)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(Common O/I)} = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \frac{Pins \mbox{D/F}}{3 \mbox{ to } 1} & \frac{Pins \mbox{ C}}{4 \mbox{ to } 1} \\ 3 \mbox{ to } 2 & 4 \mbox{ to } 2 \\ 3 \mbox{ to } 4 & 4 \mbox{ to } 5 \\ 3 \mbox{ to } 5 & 4 \mbox{ to } 6 \\ 3 \mbox{ to } 12 & 4 \mbox{ to } 15 \\ 3 \mbox{ to } 13 & 4 \mbox{ to } 16 \\ 3 \mbox{ to } 14 & 4 \mbox{ to } 17 \\ 3 \mbox{ to } 15 & 4 \mbox{ to } 19 \\ \end{array} $	-	100	nA
37	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$\begin{array}{l} V_{IN} \; (Inhibit) = 15 Vdc \\ V_{IN} \; (Address Inputs) \; = 0 Vdc \\ V_{IN} \; (Channel \; I/O) \; = 15 Vdc \\ V_{IN} \; (Common O/I) = 0 Vdc \\ V_{DD} \; = \; 15 Vdc , \\ V_{DD} \; = \; 15 Vdc , \\ V_{SS} \; = \; V_{EE} \; = \; 0 Vdc \\ \hline Pins D/F \;  \underbrace{Pins C}_{1 \; to \; 3} \; 1 \; to \; 4 \\ 2 \; to \; 3 \;  2 \; to \; 4 \\ 4 \; to \; 3 \;  5 \; to \; 4 \\ 5 \; to \; 3 \;  6 \; to \; 4 \\ 12 \; to \; 3 \;  15 \; to \; 4 \\ 13 \; to \; 3 \;  16 \; to \; 4 \\ 14 \; to \; 3 \;  17 \; to \; 4 \\ 15 \; to \; 3 \;  19 \; to \; 4 \\ \end{array}$	-	-100	nA

NOTES: See Page 24.



#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	<i>I</i> ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
38 to 149	Channel On Resistance	R <sub>ON1</sub>		4(g)	$\begin{array}{l} V_{IN} \; (Inhibit) = 0  Vdc \\ V_{IN} \; (Address Inputs): \\ V_{IL} = 0  Vdc, \; V_{IH} = 5  Vdc \\ I_{IN} \; = \; 100 \mu A, \; R_L = 10  k\Omega \\ Channel \; Input \; Conditions: \\ Test \; Table \; Figure \; 4(g)(i). \\ V_{DD} = 5  Vdc, \; V_{SS} = V_{EE} = 0  Vdc \\ Note \; 4 \\ \hline Pins \; D/F \; Pins \; C \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; 4 \; to \; 2 \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; 4 \; to \; 2 \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 5 \; 4 \; to \; 6 \\ \hline 3 \; to \; 12 \; 4 \; to \; 15 \\ \hline 3 \; to \; 13 \; 4 \; to \; 16 \\ \hline 3 \; to \; 14 \; 4 \; to \; 17 \\ \hline 3 \; to \; 15 \; 4 \; to \; 19 \\ \hline 1 \; to \; 3 \; 1 \; to \; 4 \\ \hline 2 \; to \; 3 \; 2 \; to \; 4 \\ \hline 4 \; to \; 3 \; 5 \; to \; 4 \\ \hline 5 \; to \; 3 \; 6 \; to \; 4 \\ \hline 12 \; to \; 3 \; 15 \; to \; 4 \\ \hline 13 \; to \; 3 \; 16 \; to \; 4 \\ \hline 14 \; to \; 3 \; 17 \; to \; 4 \\ \hline 15 \; to \; 3 \; 19 \; to \; 4 \\ \hline \end{array}$		880	Ω
150 to 277	Channel On Resistance	R <sub>ON2</sub>		4(g)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0 \mbox{Vdc}, \mbox{ V}_{IH} = 15 \mbox{Vdc} \\ I_{IN} = 100 \mbox{$\mu$A}, \mbox{$R_L$} = 10 \mbox{$\mu$\Omega$} \\ \hline \mbox{Innel Input Conditions:} \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15 \mbox{Vdc}, \mbox{$V_{SS}$} = \mbox{$V_{EE}$} = 0 \mbox{Vdc} \\ \hline \mbox{Note 4} \\ \hline \mbox{Pins D/F} & \mbox{Pins C} \\ \hline \mbox{3 to 1} & 4 \mbox{ to 1} \\ \mbox{3 to 2} & 4 \mbox{ to 2} \\ \mbox{3 to 4} & 4 \mbox{ to 5} \\ \mbox{3 to 5} & 4 \mbox{ to 6} \\ \mbox{3 to 12} & 4 \mbox{ to 15} \\ \mbox{3 to 12} & 4 \mbox{ to 15} \\ \mbox{3 to 13} & 4 \mbox{ to 16} \\ \mbox{3 to 14} & 4 \mbox{ to 17} \\ \mbox{3 to 15} & 4 \mbox{ to 19} \\ \mbox{1 to 3} & 1 \mbox{ to 4} \\ \mbox{2 to 3} & 2 \mbox{ to 4} \\ \mbox{4 to 3} & 5 \mbox{ to 4} \\ \mbox{5 to 3} & 6 \mbox{ to 4} \\ \mbox{12 to 3} & 15 \mbox{ to 4} \\ \mbox{13 to 3} & 16 \mbox{ to 4} \\ \mbox{14 to 3} & 17 \mbox{ to 4} \\ \mbox{15 to 3} & 19 \mbox{ to 4} \\ \end{tabular}$	-	220	Ω

NOTES: See Page 24.



#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
278	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 1.5$ Vdc, $V_{IH} = 3.5$ Vdc Channel Input: $V_{IL} = 0$ Vdc, $V_{IH} = 5$ Vdc $V_{DD} = 5$ Vdc,	-	0.5	V
270	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			$V_{SS} = V_{EE} = 0Vdc$ Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	4.5	-	
279	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ ,	-	1.5	V
279	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(1)	$V_{DD} = 13 \text{ Vdc},$ $V_{SS} = V_{EE} = 0 \text{ Vdc}$ Note 5 (Pins D/F 1-2-4-5-12-13-14- 15) (Pins C 1-2-5-6-15-16-17- 19)	13.5	-	v
280	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and $V_{EE}$ at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
281	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V

NOTES: See Page 24.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

		GU		.(~)	_						IA					
PATTERN		PIN NUMBERS											D.C	. SUPI	PLY	
NO.	1	2	3	4	5	6	9	10	11	12	13	14	15	7	8	16
1	0	0	1	0	0	0	0	0	0	0	1	0	0	V <sub>EE</sub>	V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	1	0	0	0	0	0	1	0	0	1	0		1	
3	0	0	1	0	0	0	0	1	0	0	0	0	1			
4	0	0	1	0	0	0	0	1	1	1	0	0	0			
5	1	0	1	0	0	0	1	0	0	0	0	0	0			
6	0	0	1	0	1	0	1	0	1	0	0	0	0			
7	0	1	1	0	0	0	1	1	0	0	0	0	0			
8	0	0	1	1	0	0	1	1	1	0	0	0	0			
9	0	0	1	0	0	1	0	0	0	0	0	0	0			
10	0	0	1	0	0	1	0	0	1	0	0	0	0			
11	0	0	1	0	0	1	0	1	0	0	0	0	0			
12	0	0	1	0	0	1	0	1	1	0	0	0	0			
13	0	0	1	0	0	1	1	0	0	0	0	0	0			
14	0	0	1	0	0	1	1	0	1	0	0	0	0			
15	0	0	1	0	0	1	1	1	0	0	0	0	0			
16	0	0	1	0	0	1	1	1	1	0	0	0	0	*	¥	¥

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

#### **NOTES**


- 1. Pattern numbers 1 to 7 Walking "1" for enabled chip.
- 2. Pattern numbers 8 to 16 Inhibited chip test for all channel combinations.
- 3. Test set-up:
  - Common switch output connected to V<sub>DD</sub> supply.
  - Switch inputs connected individually through  $33k\Omega$  to V<sub>EE</sub> supply and to the digital comparator through  $100k\Omega$  at V<sub>DD</sub> = 3V.
- 4. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 5. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

PATTERN					PI	NN	IUM	BEF	RS					D.C	. SUPI	PLY
NO.	1	2	3	4	5	6	9	10	11	12	13	14	15	7	8	16
1	1	1	1	1	1	0	0	0	0	1	1	1	1	VEE	V <sub>SS</sub>	V <sub>DD</sub>
2	1	1	1	1	1	0	0	1	1	1	1	1	1		I.	1
3	1	1	1	1	1	0	0	0	0	1	1	1	1			
4	0	0	0	0	0	0	0	1	1	0	0	0	0			
5	1	1	1	1	1	0	1	0	0	1	1	1	1			
6	0	0	0	0	0	0	1	1	1	0	0	0	0			
7	0	0	0	0	0	0	1	0	0	0	0	0	0			
8	0	0	0	0	0	0	1	1	1	0	0	0	0			
9	1	1	1	_1	0	1	0	0	0	1	1	_1	1	¥.	<u> </u>	¥


FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

#### **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .




#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### **NOTES**

1. Each input to be tested separately.

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




#### **NOTES**

1. Each input to be tested separately.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


# FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT



#### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(f) - CHANNEL TOTAL OFF LEAKAGE CURRENT



#### **NOTES**

1. Each output to be tested separately.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(g) (i) - TEST TABLE FOR CHANNEL ON RESISTANCE

	INPUT CONDITIONS (PIN NUMBERS)								NOTEO					
PATTERN NO.	I <sub>INH</sub>	AD	DRES	SS		(	CHAN	NEL	NUM	BERS	;		OUTPUT	NOTES 1, 2, & 3
	INH	Α	В	С	0	1	2	3	4	5	6	7		
1	0	0	0	0	0								V <sub>IS</sub>	
2		1	0	0		0								
3		0	1	0			0							
4		1	1	0				0						
5		0	0	1					0					
6		1	0	1						0				
7		0	1	1							0			
8		1	1	1								0		
9		0	0	0	VIS								o	
10		1	0	0		V <sub>IS</sub>								
11		0	1	0			VIS							
12		1	1	0				VIS						
13		0	0	1					VIS					
14		1	0	1						VIS				
15		0	1	1							VIS			
16	↓	1	1	1								V <sub>IS</sub>	↓	↓


#### **NOTES**

**1.** Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ 


- 2. For VIS the following notes apply:-
  - (i) V<sub>IN O</sub>\_\_\_\_\_TRANSMISSION O V<sub>OUT</sub> (FORCED)
  - (ii) R<sub>ON</sub> 5V: V<sub>IN</sub> = 1.5V, 1.9V, 2.3V, 2.7V, 3.3V, 3.7V, 4.1V  $V_{OUT} = V_{IN} 200 \text{mV}$
  - (iii) R<sub>ON</sub> 15V: V<sub>IN</sub> = 1.5V, 1.9V, 2.3V, 2.7V, 13.3V, 13.7V, 14.1V, 14.5V  $V_{OUT} = V_{IN} 200 \text{mV}$




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




# FIGURE 4(g) (iii) - CHANNEL ON RESISTANCE





# FIGURE 4(h) - INPUT VOLTAGE HIGH AND LOW LEVEL




# **NOTES**

1.  $l_i < 2\mu A$  for all OFF Channels


FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






# FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



# NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




# NOTES

1. Each input to be tested separately.




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(m) - INPUT CAPACITANCE, ADDRESS AND INHIBIT



# **NOTES**

- 1. f = 100kHz to 1MHz
- 2. Each input to be tested separately.



# FIGURE 4(n) - CHANNEL INPUT CAPACITANCE


#### **NOTES**

- 1. f = 100 kHz to 1MHz
- 2. Each input to be tested separately.




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(o) - CHANNEL OUTPUT CAPACITANCE




#### **NOTES**

- 1. f = 100 kHz to 1 MHz
- 2. Each output to be tested separately.




# FIGURE 4(p) - PROPAGATION DELAY, INHIBIT OR ADDRESS INPUTS TO CHANNEL ON OR OFF




#### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_f$  and  $t_f \leq 15$ ns, f = 500KHz.



## FIGURE 4(q) - PROPAGATION DELAY, CHANNEL OR COMMON IN TO COMMON OR CHANNEL OUT



# **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \leq 15$ ns, f = 500kHz.



# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 11	Quiescent Current	IDD	As per Table 2	As per Table 2	±75	nA
Note (1)	Channel on Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	Ω
Note (2)	Channel on Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	±15	Ω
280	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
281	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

# NOTES

 I. Test Numbers:
 38, 46, 54, 62, 70, 78, 86, 94, 102, 110, 118, 126, 134, 142.

 2. Test Numbers:
 150, 158, 166, 174, 182, 190, 198, 206, 214, 222, 230, 238, 246, 254, 262, 270.



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0 -5)	°C
2	Channel In/Out (Pins D/F 1-2-4-5-12-13-14-15) (Pins C 1-2-5-6-15-16-17-19)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc
3	Common Out/In (Pin D/F 3) (Pin C 4)	V <sub>СОМ</sub>	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0 -5)	°C
2	Channel In/Out (Pins D/F 1-2-4-5-12-13-14-15) (Pins C 1-2-5-6-15-16-17-19)	V <sub>CH</sub>	Ground	Vdc
3	Common Out/In (Pin D/F 3) (Pin C 4)	V <sub>COM</sub>	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc

**NOTES** 

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



ISSUE 3

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 -5)	°C	
2	Channel In/Out (Pins D/F 1-2-4-5-12-13-14-15) (Pins C 1-2-5-6-15-16-17-19)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc	
3	Common Out/In (Pin D/F 3) (Pin C 4)	V <sub>COM</sub>	Ground	Vdc	
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac	
5	Pulse Voltage (Binary Counter)	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac	
6	Pulse Frequency Binary Counter Square Wave	f	500k	Hz	
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc	
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub> Ground		Vdc	
9	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc	


# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

# **NOTES**

1. Input Load = Output Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# NOTES

1. Pin numbers in parenthesis are for the Chip Carrier Package.

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### **NOTES**

1. Pin numbers in parenthesis are for the Chip Carrier Package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



# **NOTES**

1. Pin numbers in parenthesis are for the Chip Carrier Package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			SPEC. AND/OR		CHANGE			
NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 11	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±75	-	-	nA
12 to 15	Input Current Low Level Address or Inhibit	Ι <sub>ΙL</sub>	As per Table 2	As per Table 2	-	-	-50	nA
16 to 19	Input Current High Level Address or Inhibit	lін	As per Table 2	As per Table 2	-	-	50	nA
20 to 27	Channel Off Leakage Current (Any Channel)	IOFF1	As per Table 2	As per Table 2	-	-	-100	nA
36	Channel Off Leakage Current (All Channels)	I <sub>OFF3</sub>	As per Table 2	As per Table 2	-	-	100	nA
38 to 149	Channel On Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	-	-	Ω
150 to 277	Channel On Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	± 15	-	-	Ω
278	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As not Table 2	Ao pay Table C	-	-	0.5	v
210	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2		4.5	-	v
280	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	V
281	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V



# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION				
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:				
Para. 4.2.4	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.21.1, Operating Life during Qualification Testing:				
Para. 4.2.5	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				