

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

# **BASED ON TYPE 4052B**

# ESCC Detail Specification No. 9202/048

# ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 53

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

# **BASED ON TYPE 4052B**

ESA/SCC Detail Specification No. 9202/048

# space components coordination group

		Approved by							
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy						
Issue 3	April 2001	Sa mitt	Hom						



# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
			DCR No.



# TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	18
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	51
4.8.1	Electrical Measurements on Completion of Environmental Tests	51
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	51
4.8.3	Electrical Measurements on Completion of Endurance Tests	51
4.8.4	Conditions for Operating Life Test	51
4.8.5	Electrical Circuits for Operating Life Tests	51
4.8.6	Conditions for High Temperature Storage Test	51

C SCC	ESA/SCC Detail Specification No. 9202/048		PAGE ISSUE	4 3
-------	--	--	---------------	--------

# **TABLES**

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	46
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	47
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	47
5(c)	Conditions for Burn-in Dynamic	48
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	52

# **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	49
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	49
5(c)	Electrical Circuit for Burn-in Dynamic	50
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	53



5

# 1. <u>GENERAL</u>

## 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Analogue Multiplexer/Demultiplexer, having fully buffered outputs, based on Type 4052B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

## 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

## 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

# 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

## TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l <sub>IN</sub>	10	mA	-
4	D.C. Output Current	±lo	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**


1. Device is functional from +3V to +15V with reference to V<sub>SS</sub>.

2.  $V_{DD}$  +0.5V should not exceed +18V.

- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



# FIGURE 2 - PHYSICAL DIMENSIONS



PLANE


SYMBOL	MILLIM	NOTES		
STIVIBOL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.102	0.152	3	
E	8.76	9.01		
F	1.27	TYPICAL	4	
G	0.38	0.48	3	
н	6.0	-	3	
L	18.75	22.0		
м	0.33	0.43		
N	4.31	TYPICAL		

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN




# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN






## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIM	NOTES			
STIVIDUL	MIN	MAX	NOTES		
А	2.10	2.71			
a1	3.00	3.70			
a2	0.63	1.14	2		
В	1.82	2.39			
b	0.40	0.50	3		
b1	0.20	0.30	3		
D	20.06	20.58			
E	7.36	7.87			
е	2.54 T	YPICAL	4		
e1	17.65	17.90			
e2	7.62	8.12			
F	7.29	7.70			
1	-	- 3.83			
к	10.90	12.10			
e	1.14	1.50			



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN






SYMBOL	MILLIM	NOTES				
STINDUL	MIN.	MAX.	NOTES			
A	6.75					
В	9.76	10.14				
С	1.49	1.95				
D	0.102	0.152	3			
E	8.76	9.01				
F	1.27 TY	PICAL	4			
G	0.38	0.48	3			
Н	0.60	0.90	3			
K	9.00 TYI	9.00 TYPICAL				
L	10	10.65				
M	0.33	0.43				
N	4.31 TY	4.31 TYPICAL				



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners
- 7. For all pins, either pin shape may be supplied.





# FIGURE 3(a) - PIN ASSIGNMENT (CONT'D)


# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20


## FIGURE 3(b) - TRUTH TABLE


	INPUT STATES						
INHIBIT	В	A	"ON" CHANNEL(S)				
L	L	L	0 <sub>X</sub> , 0 <sub>Y</sub>				
L	L	Н	1 <sub>X</sub> , 1 <sub>Y</sub>				
L	Н	L	2 <sub>X</sub> , 2 <sub>Y</sub>				
L	Н	н	3 <sub>X</sub> , 3 <sub>Y</sub>				
Н	Х	Х	None				

**NOTES** 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.




# FIGURE 3(c) - CIRCUIT SCHEMATIC






## FIGURE 3(d) - FUNCTIONAL DIAGRAM



Y CHANNELS IN/OUT

## FIGURE 3(e) - INPUT PROTECTION NETWORK





#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V<sub>IC</sub> = Input Clamp Voltage
- P<sub>DSO</sub> = Single Output Power Dissipation
- CKT = Circuit
- IOFF = Channel Off Leakage Current
- R<sub>ON</sub> = Channel On Resistance
- CINC = Channel Input Capacitance
- C<sub>OC</sub> = Channel Output Capacitance

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

3.

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.
- 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>920204802B</u>
Detail Specification Number		
Type Variant, as applicable	······································	

Testing Level (B or C, as appropriate) -

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ESA/SCC Detail Specification

No. 9202/048

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
8 to 10	Input Current Low Level Address or Inhibit	ιL	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc$ $V_{IN} \text{ (Other Inputs)}$ $= 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ (Pins D/F 6-9-10) (Pins C 7-11-12)	-	-50	nĂ
11 to 13	Input Current High Level Address or Inhibit	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ (Pins D/F 6-9-10) (Pins C 7-11-12)	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	I <sub>OFF1</sub>	-	4(e)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) } = 15 \mbox{Vdc} \\ V_{IN} \mbox{ (Address Inputs) } = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (Channel I/O) } = 15 \mbox{Vdc} \\ V_{IN} \mbox{ (Common I/O) } = 0 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \frac{Pins \ D/F}{1 \ to \ 3} \ \ \frac{Pins \ C}{1 \ to \ 3} \ \ \frac{1 \ to \ 4}{2 \ to \ 3} \ \ 2 \ to \ 4} \\ \mbox{ 4 to \ 3 \ 5 \ to \ 4} \\ \mbox{ 5 to \ 3 \ 6 \ to \ 4} \\ \mbox{ 5 to \ 3 \ 6 \ to \ 4} \\ \mbox{ 11 to 13 \ 14 \ to 16} \\ \mbox{ 12 to 13 \ 15 \ to 16} \\ \mbox{ 14 to 13 \ 17 \ to 16} \\ \mbox{ 15 to 13 \ 19 \ to 16} \end{array}$	-	-100	nA

NOTES: See Page 25.



ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	exand of	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 29	Channel Off Leakage Current (Any Channel)	I <sub>OFF2</sub>	-	4(e)		-	100	nA
30 to 31	Channel Off Leakage Current (All Channels)	IOFF3	-	4(f)	$\begin{array}{l} V_{IN} \ (Inhibit) = 15 Vdc \\ V_{IN} \ (Address Inputs) \\ = 0 Vdc \\ V_{IN} \ (All \ Channel \ I/Os) = 0 Vdc \\ V_{IN} \ (Common \ I/O) = 15 Vdc \\ V_{DD} = 15 Vdc, \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline \frac{Pins \ D/F}{3 \ to \ 1}  \frac{Pins \ C}{4 \ to \ 1} \\ 3 \ to \ 2  4 \ to \ 2 \\ 3 \ to \ 4  4 \ to \ 5 \\ 3 \ to \ 5  4 \ to \ 6 \\ 13 \ to \ 11  16 \ to \ 14 \\ 13 \ to \ 12  16 \ to \ 15 \\ 13 \ to \ 14  16 \ to \ 17 \\ 13 \ to \ 15  16 \ to \ 19 \end{array}$	-	100	nA
32 to 33	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$ \begin{array}{l} V_{IN} \; (Inhibit) \; = \; 15 \mbox{Vdc} \\ V_{IN} \; (Address Inputs) \; = \; 0 \mbox{Vdc} \\ V_{IN} \; (All \; Channel \; I/Os) \; = \; 15 \mbox{Vdc} \\ V_{IN} \; (Common \; I/O) \; = \; 0 \mbox{Vdc} \\ V_{DD} \; = \; 15 \mbox{Vdc} , \\ V_{SS} \; = \; V_{EE} \; = \; 0 \mbox{Vdc} \\ \hline Pins \; D/F \; Pins \; C \\ \hline 1 \; to \; 3 \; 1 \; to \; 4 \\ 2 \; to \; 3 \; 2 \; to \; 4 \\ 4 \; to \; 3 \; 5 \; to \; 4 \\ 5 \; to \; 3 \; 6 \; to \; 4 \\ 11 \; to \; 13 \; 14 \; to \; 16 \\ 12 \; to \; 13 \; 17 \; to \; 16 \\ 15 \; to \; 13 \; 19 \; to \; 16 \\ \end{array} $	-	-100	nA

NOTES: See Page 25.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
34 to 145	Channel On Resistance	R <sub>ON1</sub>	-	4(g)	$\begin{array}{ll} V_{IN} \mbox{ (Inhibit) } = 0Vdc \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0Vdc, \mbox{ V}_{IH} = 5Vdc \\ I_{IN} = 100\mu Adc, \mbox{ R}_L = 10k\Omega \\ \hline Channel Input Conditions: \\ Test Table Figure 4(g)(i). \\ V_{DD} = 5Vdc, \mbox{ V}_{SS} = V_{EE} = 0Vdc \\ \hline Note 4 \\ \hline Pins \ D/F & Pins \ C \\ \hline 3 \ to \ 1 & 4 \ to \ 1 \\ \hline 3 \ to \ 2 & 4 \ to \ 2 \\ \hline 3 \ to \ 1 & 4 \ to \ 1 \\ \hline 3 \ to \ 2 & 4 \ to \ 2 \\ \hline 3 \ to \ 1 & 4 \ to \ 1 \\ \hline 3 \ to \ 2 & 4 \ to \ 2 \\ \hline 3 \ to \ 4 & 4 \ to \ 5 \\ \hline 3 \ to \ 5 & 4 \ to \ 6 \\ \hline 13 \ to \ 11 & 16 \ to \ 14 \\ \hline 13 \ to \ 12 & 16 \ to \ 15 \\ \hline 13 \ to \ 14 & 16 \ to \ 17 \\ \hline 13 \ to \ 15 & 16 \ to \ 19 \\ \hline 1 \ to \ 3 & 1 \ to \ 4 \\ \hline 2 \ to \ 3 & 2 \ to \ 4 \\ \hline 4 \ to \ 3 & 5 \ to \ 4 \\ \hline 5 \ to \ 3 & 6 \ to \ 4 \\ \hline 11 \ to \ 13 & 15 \ to \ 16 \\ \hline 14 \ to \ 13 & 17 \ to \ 16 \\ \hline 15 \ to \ 13 & 19 \ to \ 16 \\ \hline \end{array}$		1050	Ω
146 to 273	Channel On Resistance	R <sub>ON2</sub>		4(g)	$\begin{array}{ll} V_{IN} \; (Inhibit) = 0  Vdc \\ V_{IN} \; (Address Inputs): \\ V_{IL} = 0  Vdc, \; V_{IH} = 15  Vdc \\ I_{IN} \; = \; 100 \mu Adc, \; R_L = 10  k\Omega \\ Channel Input Conditions: \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15  Vdc, \; V_{SS} = V_{EE} = 0  Vdc \\ Note \; 4 \\ \hline Pins \; D/F \; Pins \; C \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; 4 \; to \; 2 \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; 4 \; to \; 2 \\ \hline 3 \; to \; 1 \; 4 \; to \; 1 \\ \hline 3 \; to \; 2 \; 4 \; to \; 5 \\ \hline 3 \; to \; 5 \; 4 \; to \; 6 \\ \hline 13 \; to \; 11 \; 16 \; to \; 14 \\ \hline 13 \; to \; 12 \; 16 \; to \; 15 \\ \hline 13 \; to \; 14 \; 16 \; to \; 17 \\ \hline 13 \; to \; 15 \; 16 \; to \; 19 \\ \hline 1 \; to \; 3 \; 1 \; to \; 4 \\ \hline 2 \; to \; 3 \; 2 \; to \; 4 \\ \hline 4 \; to \; 3 \; 5 \; to \; 4 \\ \hline 5 \; to \; 3 \; 6 \; to \; 4 \\ \hline 11 \; to \; 13 \; 15 \; to \; 16 \\ \hline 12 \; to \; 13 \; 17 \; to \; 16 \\ \hline 14 \; to \; 13 \; 19 \; to \; 16 \\ \hline \end{array}$	-	280	Ω





# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
274	Input Voltage Low Level (Noise Immunity) (Functional Test)	VIL1	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 5Vdc$ $V_{DD} = 5Vdc$ ,	-	0.5	v
214	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(11)	V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	4.5	-	v
275	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>iL2</sub>	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc$ , $V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ ,	-	1.5	v
213	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			$V_{SS} = V_{EE} = 0$ Vdc Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	13.5	-	v
276	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and $V_{EE}$ at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
277	Threshold Voltage P-Channel	VTHP	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
278 to 280	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{ Open, } V_{SS} = 0 \text{ Vdc}$ All Other Pins Open (Pins D/F 6-9-10) (Pins C 7-11-12)	-	-2.0	v
281 to 283	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN} \text{ (Under Test)} = 6Vdc$ $V_{SS} = Open, R = 30k\Omega;$ (Pins D/F 6-9-10) (Pins C 7-11-12)	3.0	-	V

NOTES: See Page 25.



ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
284 to 286	Input Capacitance Address or Inhibit	C <sub>IN</sub>	3012	4(m)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = V_{EE} = 0 \text{Vdc}$ Note 6 (Pins D/F 6-9-10) (Pins C 7-11-12)	-	7.5	pF
287 to 294	Channel Capacitance (Input)	C <sub>INC</sub>	3012	4(n)	V <sub>DD</sub> = V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 6 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	-	7.5	pF
295 to 296	Channel Capacitance (Output)	C <sub>OC</sub>	3012	4(0)	$V_{DD} = V_{SS} = V_{EE} = 0Vdc$ Note 6 (Pins D/F 3-13) (Pins C 4-16)	-	30	pF
297	Propagation Delay Channel Input to Channel Output	tplH1	3003	4(q)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 200 \text{k} \Omega \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{SS} = \text{V}_{EE} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 13 \; \text{to 12} & 16 \; \text{to 15} \end{array}$	-	40	ns
298	Propagation Delay Address to Signal OUT (Channel turning ON)	tplH2	3003	4(p)	$\begin{array}{ll} V_{\text{IN}} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\text{IL}} = 0 \text{Vdc}, \; V_{\text{IH}} = 5 \text{Vdc} \\ \text{R}_{\text{L}} = 10 \text{k} \Omega \\ \text{V}_{\text{DD}} = \; 5 \text{Vdc}, \\ \text{V}_{\text{SS}} = \text{V}_{\text{EE}} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{10 \; \text{to 3}} \;  \frac{\text{Pins C}}{12 \; \text{to 4}} \end{array}$	-	720	ns
299	Propagation Delay Inhibit to Signal OUT (Channel turning ON)	tрцнз	3003	4(p)	$\begin{array}{ll} V_{IN} \; (Under Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_{L} = 10k\Omega \\ V_{DD} = \; 5Vdc, \\ V_{DD} = \; 5Vdc, \\ V_{SS} = V_{EE} = \; 0Vdc \\ Note \; 7 \\ \underline{Pins} \; D/F \\ \overline{6} \; \mathrm{to} \; 3 \\ \end{array} \\ \begin{array}{l} Pins \; C \\ \overline{7} \; \mathrm{to} \; 4 \end{array}$	-	400	ns



## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
300	Propagation Delay Channel Input to Channel Output	ť₽HL1	3003	4(q)	$ \begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_L = 200k\Omega \\ V_{DD} = \; 5Vdc, \\ V_{SS} = V_{EE} \; = \; 0Vdc \\ Note \; 7 \\ \hline \frac{Pins \; D/F}{13 \; to \; 12}  \frac{Pins \; C}{16 \; to \; 15} \end{array} $	-	40	ns
301	Propagation Delay Address to Signal OUT (Channel turning OFF)	tphl2	3003	4(p)		-	720	ns
302	Propagation Delay Inhibit to Signal OUT (Channel turning OFF)	tphl3	3003	4(p)	$ \begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0Vdc, \; V_{IH} = 5Vdc \\ R_L = 300\Omega \\ V_{DD} = \; 5Vdc, \\ V_{SS} = V_{EE} \; = \; 0Vdc \\ Note \; 7 \\ \hline \frac{Pins \; D/F}{6 \; to \; 3}  \hline \frac{Pins \; C}{7 \; to \; 4} \end{array} $	-	400	ns

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 V dc$   $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Table 4(b).
- 4 For characterisation during qualification, the incremental method or the method shown in Figure 4(g)(ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that at least one discrete value shall be measured and recorded in order that drift values may be applied. Figure 4(g)(iii) shall be used for the discrete value measurement.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and channel selection is monitored.
- Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input or output under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).



ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
8 to 10	Input Current Low Level Address or Inhibit	Ιι	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ $= 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ $(\text{Pins D/F 6-9-10})$ $(\text{Pins C 7-11-12})$	-	-100	nA
11 to 13	Input Current High Level Address or Inhibit	lιΗ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ $(\text{Pins D/F 6-9-10})$ $(\text{Pins C 7-11-12})$	-	100	nA
14 to 21	Channel Off Leakage Current (Any Channel)	IOFF1	-	4( <del>0</del> )	$\begin{array}{l} {\sf V_{IN}} \ (Inhibit) \ = \ 15 {\sf Vdc} \\ {\sf V_{IN}} \ (Address \ Inputs) \\ = \ 0 {\sf Vdc} \\ {\sf V_{IN}} \ (Channel \ I/O) \ = \ 15 {\sf Vdc} \\ {\sf V_{IN}} \ (Common \ I/O) \ = \ 0 {\sf Vdc} \\ {\sf V_{DD}} \ = \ 15 {\sf Vdc}, \\ {\sf V_{DD}} \ = \ 15 {\sf Vdc}, \\ {\sf V_{SS}} \ = \ {\sf V_{EE}} \ = \ 0 {\sf Vdc} \\ \hline {\sf Pins \ D/F} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	-	-1.0	Ац

NOTES: See Page 25.



ESA/SCC Detail Specification

No. 9202/048

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	evmpol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STMDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
22 to 29	Channel Off Leakage Current (Any Channel)	I <sub>OFF2</sub>	-	4(e)			1.0	μA
30 to 31	Channel Off Leakage Current (All Channels)	I <sub>OFF3</sub>	-	4(f)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) } = 15 \mbox{Vdc} \\ V_{IN} \mbox{ (Address Inputs) } \\ = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (All Channel I/Os) } = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (Common I/O) } = 15 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{SS} = \mbox{V}_{EE} = 0 \mbox{Vdc} \\ \hline \begin{subarray}{llllllllllllllllllllllllllllllllllll$	-	1.0	μA
32 to 33	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$\begin{array}{l} V_{IN} \; (Inhibit) \; = \; 15 \mbox{Vdc} \\ V_{IN} \; (Address \mbox{Inputs}) = \; 0 \mbox{Vdc} \\ V_{IN} \; (All \; Channel \; I/Os) \\ = \; 15 \mbox{Vdc} \\ V_{IN} \; (Common \; I/O) = \; 0 \mbox{Vdc} \\ V_{DD} = \; 15 \mbox{Vdc} , \\ V_{SS} = \; V_{EE} = \; 0 \mbox{Vdc} \\ \hline Pins \; D/F \; Pins \; C \\ \hline 1 \; to \; 3 \; 1 \; to \; 4 \\ 2 \; to \; 3 \; 2 \; to \; 4 \\ 4 \; to \; 3 \; 5 \; to \; 4 \\ 5 \; to \; 3 \; 6 \; to \; 4 \\ 11 \; to \; 13 \; 14 \; to \; 16 \\ 12 \; to \; 13 \; 17 \; to \; 16 \\ 15 \; to \; 13 \; 19 \; to \; 16 \\ \end{array}$	-	-1.0	μA

NOTES: See Page 25.



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
34 to 145	Channel On Resistance	R <sub>ON1</sub>		4(g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1200	Ω
146 to 273	Channel On Resistance	R <sub>ON2</sub>		4(g)	$\begin{array}{ll} V_{IN} \mbox{ (Inhibit) } = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0 \mbox{Vdc},  V_{IH} = 15 \mbox{Vdc} \\ I_{IN} &= 100 \mbox{$\mu$} \mbox{Adc},  R_L = 10 \mbox{$\Omega$} \mbox{$\Omega$} \\ Channel Input Conditions: \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15 \mbox{Vdc},  V_{SS} = \mbox{$V$}_{EE} = 0 \mbox{Vdc} \\ Note 4 \\ \hline \mbox{$Pins$} \mbox{$D/F$} & \mbox{$Pins$} \mbox{$C$} \\ \hline \mbox{$3$ to $1$} \mbox{$4$ to $1$} \\ \mbox{$3$ to $2$} \mbox{$4$ to $2$} \\ \mbox{$3$ to $5$} \mbox{$4$ to $2$} \\ \mbox{$3$ to $5$} \mbox{$4$ to $6$} \\ \mbox{$13$ to $11$} \mbox{$16$ to $14$} \\ \mbox{$13$ to $12$} \mbox{$16$ to $15$} \\ \mbox{$13$ to $14$} \mbox{$16$ to $15$} \\ \mbox{$13$ to $14$} \mbox{$16$ to $15$} \\ \mbox{$13$ to $14$} \mbox{$16$ to $19$} \\ \mbox{$1$ to $3$} \mbox{$1$ to $4$} \\ \mbox{$2$ to $3$} \mbox{$2$ to $4$} \\ \mbox{$4$ to $3$} \mbox{$5$ to $4$} \\ \mbox{$5$ to $3$} \mbox{$6$ to $4$} \\ \mbox{$11$ to $13$} \mbox{$15$ to $16$} \\ \mbox{$14$ to $13$} \mbox{$17$ to $16$} \\ \mbox{$15$ to $13$} \mbox{$19$ to $16$} \\ \end{tabular}$	-	400	Ω

NOTES: See Page 25.



ESA/SCC Detail Specification

No. 9202/048

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
274	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-		Address and Inhibit Inputs: $V_{IL} = 1.5Vdc$ , $V_{IH} = 3.5Vdc$ Channel Input: $V_{IL} = 0Vdc$ , $V_{IH} = 5Vdc$ $V_{DD} = 5Vdc$ ,	-	0.5	v
274	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(h)	V <sub>DD</sub> = 5vdc, V <sub>SS</sub> = V <sub>EE</sub> = 0Vdc Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	4.5	-	v
075	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>iL2</sub>	-	4/6)	Address and Inhibit Inputs: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc$ , $V_{IH} = 15Vdc$	-	1.5	v
275	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(h)	$V_{DD}$ = 15Vdc, $V_{SS}$ = $V_{EE}$ = 0Vdc Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	13.5	-	V
276	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and $V_{EE}$ at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
277	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V

NOTES: See Page 25.



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	CHARACTERISTICS	CHARACTERISTICS SYMBOL M		FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc$ , $V_{SS} = V_{EE} = 0Vdc$ Notes 1 and 2	-	ł	-
3 to 7	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	µА
8 to 10	Input Current Low Level Address or Inhibit	Ι <sub>Ι</sub>	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ $= 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ $\text{(Pins D/F 6-9-10)}$ $\text{(Pins C 7-11-12)}$	-	-50	nA
11 to 13	Input Current High Level Address or Inhibit	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc},$ $V_{SS} = V_{EE} = 0 \text{Vdc}$ (Pins D/F 6-9-10) (Pins C 7-11-12)	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	IOFF1	-	4(e)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) } = 15 \mbox{Vdc} \\ V_{IN} \mbox{ (Address Inputs) } \\ = 0 \mbox{Vdc} \\ V_{IN} \mbox{ (Channel I/O) } = 15 \mbox{Vdc} \\ V_{IN} \mbox{ (Common I/O) } = 0 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \frac{Pins \mbox{ D/F}}{1 \ to \ 3} \ \ \frac{Pins \mbox{ C}}{1 \ to \ 4} \\ 2 \ to \ 3 \ \ 2 \ to \ 4 \\ 4 \ to \ 3 \ \ 5 \ to \ 4 \\ 5 \ to \ 3 \ \ 6 \ to \ 4 \\ 11 \ to \ 13 \ \ 15 \ to \ 16 \\ 12 \ to \ 13 \ \ 17 \ to \ 16 \\ 15 \ to \ 13 \ \ 19 \ to \ 16 \\ \end{array}$	-	-100	nA

NOTES: See Page 25.



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)


	IO. CHARACTERISTICS SYMB		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
22 to 29	Channel Off Leakage Current (Any Channel)	IOFF2	-	4(e)			100	nA
30 to 31	Channel Off Leakage Current (All Channels)	IOFF3	-	4(f)	$\begin{array}{l} V_{IN} \ (Inhibit) = 15 Vdc \\ V_{IN} \ (Address Inputs) \\ = 0 Vdc \\ V_{IN} \ (All \ Channel \ I/Os) = 0 Vdc \\ V_{IN} \ (Common \ I/O) = 15 Vdc \\ V_{DD} = 15 Vdc, \\ V_{DD} = 15 Vdc, \\ V_{SS} = V_{EE} = 0 Vdc \\ \hline \frac{Pins \ D/F}{3 \ to \ 1}  \frac{Pins \ C}{4 \ to \ 1} \\ 3 \ to \ 2  4 \ to \ 2 \\ 3 \ to \ 4  4 \ to \ 5 \\ 3 \ to \ 5  4 \ to \ 6 \\ 13 \ to \ 11  16 \ to \ 14 \\ 13 \ to \ 12  16 \ to \ 15 \\ 13 \ to \ 14  16 \ to \ 17 \\ 13 \ to \ 15  16 \ to \ 19 \end{array}$	-	100	nA
32 to 33	Channel Off Leakage Current (All Channels)	IOFF4	-	4(f)	$\begin{array}{l} V_{IN} \mbox{(Inhibit)} = 15 \mbox{Vdc} \\ V_{IN} \mbox{(Address Inputs)} = 0 \mbox{Vdc} \\ V_{IN} \mbox{(All Channel I/Os)} = 15 \mbox{Vdc} \\ V_{IN} \mbox{(Common I/O)} = 0 \mbox{Vdc} \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{DD} = 15 \mbox{Vdc} , \\ V_{SS} = V_{EE} = 0 \mbox{Vdc} \\ \hline \frac{Pins}{1 \ to} \mbox{J} F \mbox{Pins C} \\ \hline 1 \ to} \mbox{3} \mbox{1 to} \mbox{4} \\ 2 \ to} \mbox{3} \mbox{2 to} \mbox{4} \\ 4 \ to} \mbox{3} \mbox{5 to} \mbox{4} \\ 5 \ to} \mbox{3} \mbox{6 to} \mbox{4} \\ 11 \ to} \mbox{13} \mbox{15 to} \mbox{16} \\ 12 \ to} \mbox{13} \mbox{17 to} \mbox{16} \\ 15 \ to} \mbox{13} \mbox{19 to} \mbox{16} \\ \end{array}$	-	-100	nA

NOTES: See Page 25.



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
34 to 145	Channel On Resistance	R <sub>ON1</sub>	-	4(g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		880	Ω
146 to 273	Channel On Resistance	R <sub>ON2</sub>		4(g)	$\begin{array}{l} V_{IN} \mbox{ (Inhibit) } = 0 \mbox{ Vdc} \\ V_{IN} \mbox{ (Address Inputs):} \\ V_{IL} = 0 \mbox{ Vdc},  V_{IH} = 15 \mbox{ Vdc} \\ I_{IN} = 100  \mu \mbox{ Adc},  R_L = 10  \Omega \\ \mbox{ Channel Input Conditions:} \\ Test Table Figure 4(g)(i). \\ V_{DD} = 15 \mbox{ Vdc},  V_{SS} =  V_{EE} = 0  \mbo$	-	220	Ω





ESA/SCC Detail Specification

No. 9202/048

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT	
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT	
274	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 5Vdc$ $V_{DD} = 5Vdc$ ,	-	0.5	V	
274	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(11)	$V_{DD} = 5 V dC$ , $V_{SS} = V_{EE} = 0 V dc$ Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	4.5	-	v	
275	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(b)	Address and Inhibit Inputs: $V_{IL} = 4Vdc, V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{IC} = 15Vdc$	-	1.5	v	
275	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4(h)	$V_{DD}$ = 15Vdc, $V_{SS}$ = $V_{EE}$ = 0Vdc Note 5 (Pins D/F 1-2-4-5-11-12- 14-15) (Pins C 1-2-5-6-14-15-17- 19)	13.5	-	v	
276	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Inhibit and $V_{EE}$ at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V	
277	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$ , $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	v	

NOTES: See Page 25.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

PATTERN					PI	NN	IUM	BEF	RS					D.C	. SUPI	PLY
NO.	1	2	3	4	5	6	9	10	11	12	13	14	15	7	8	16
0	0	1	0	1	1	0	0	0	1	0	0	1	1	V <sub>EE</sub>	V <sub>SS</sub>	$V_{DD}$
1	1	0	1	0	0	0	0	0	0	1	1	0	0		ł	
2	1	1	0	1	0	0	0	1	1	<sup>,</sup> 1	0	0	1			
3	0	0	1	0	1	0	0	1	0	0	1	1	0			
4	1	0	0	1	1	0	1	0	1	1	0	1	0			
5	0	1	1	0	0	0	1	0	0	0	1	0	1			
6	1	1	0	0	1	0	1	1	0	1	0	1	1			
7	0	0	1	1	0	0	1	1	1	0	1	0	0			
8	0	0	1	0	0	1	0	0	0	0	1	0	0			
9	0	0	1	0	0	1	0	1	0	0	1	0	0			
10	0	0	1	0	0	1	1	0	0	0	1	0	0			
11	0	0	1	0	0	1	1	1	0	0	1	0	0			
12	1	1	0	1	1	1	0	0	1	1	0	1	1			
13	1	1	0	1	1	1	0	1	1	1	0	1	1			
14	1	1	0	1	1	1	1	0	1	1	0	1	1			
15	1	1_	0	_1	1	1	1	_1	1	1	0	1	1		<u> </u>	¥

## FIGURE 4(a) - FUNCTIONAL TEST TABLE

#### NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3. Test set-up:
  - Common switch output connected to V<sub>DD</sub> supply.
  - Switch inputs connected individually through  $33k\Omega$  to the Digital Comparator and through  $100k\Omega$  at  $V_{DD} = 3V$ .

PIN NUMBERS																	
PATTERN						INP	UTS	5					OUT	PUTS	D.C	. SUPI	PLY
NO.	6	9	10	1	2	4	5	11	12	13	14	15	3	13	7	8	16
1	0	0	0	1	1	1	1	1	1	1	1	1	Х	Х	V <sub>EE</sub>	V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	1	1	1	1	1	1	1	1	1	1	Х	Х			
3	0	1	0	0	0	0	0	0	0	0	0	0	Х	Х			
4	0	1	1	0	0	0	0	0	0	0	0	0	х	Х			
5	1	0	0	1	1	1	1	1	1	1	1	1	Х	Х	*	¥	*

FIGURE 4(b) -			TEST TADIE
	QUESCENT	CURRENT	ICOL IADLE

#### **NOTES**


1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.

2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(c) - INPUT CURRENT LOW LEVEL



### **NOTES**

1. Each input to be tested separately.

### FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




# NOTES

1. Each input to be tested separately.




### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT



#### NOTES

1. Each output to be tested separately.



### FIGURE 4(f) - CHANNEL TOTAL OFF LEAKAGE CURRENT

## **NOTES**

1. Each output to be tested separately.



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS


### FIGURE 4(g)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE


						PIN	NUM	BERS	5								
PATTERN NO.						PUTS	D.C. SUPPLY										
	6	9	10	12	1	14	5	15	2	11	4	13	3	7	8	16	
1	0	0	0	(2)	0	0	0	0	0	0	0	X		V <sub>EE</sub>	V <sub>SS</sub>	V <sub>DD</sub>	
2	0	0	0	0	(2)	0	0	0	0	0	0		х				
3	0	0	1	0	0	(2)	0	0	0	0	0	х					
4	0	0	1	0	0	0	(2)	0	0	0	0		х				
5	0	1	0	0	0	0	0	(2)	0	0	0	x					i
6	0	1	0	0	0	0	0	0	(2)	0	0		Х				
7	0	1	1	0	0	0	0	0	0	(2)	0	x					
8	0	1	1	0	0	0	0	0	0	0	(2)		х				

### **NOTES**

- 1. Logic Level Definitions: 1 =  $V_{IH}$  =  $V_{DD}$ , 0 =  $V_{IL}$  =  $V_{SS}$ .
- 2. The following notes apply:-
  - (i) V<sub>IN</sub> 0 T.G. V<sub>OUT</sub> (FORCED)

  - $V_{OUT} = V_{IN} 200 \text{mV}$








## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(h) - INPUT\_VOLTAGE HIGH AND LOW LEVEL




NOTES:

1.  $I_{I} < 2\mu A$  for all OFF Channels




## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL




### FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL





### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



## **NOTES**

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




#### **NOTES**

1. Each input to be tested separately.



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(m) - INPUT CAPACITANCE, ADDRESS AND INHIBIT



### NOTES

- 1. f = 100kHz to 1MHz
- 2. Each input to be tested separately.

### FIGURE 4(n) - CHANNEL INPUT CAPACITANCE




### **NOTES**

- 1. f = 100kHz to 1MHz
- 2. Each input to be tested separately.




### FIGURE 4(o) - CHANNEL OUTPUT CAPACITANCE




### **NOTES**


- 1. f = 100kHz to 1MHz
- 2. Each output to be tested separately.




### FIGURE 4(p) - PROPAGATION DELAY, INHIBIT OR ADDRESS INPUTS TO CHANNEL ON OR OFF



**<u>NOTES</u>** 1. Pulse Generator -  $V_P$  = 0 to  $V_{DD}$ ,  $t_r$  and  $t_f \leq$  15ns, f = 500kHz.



### FIGURE 4(q) - PROPAGATION DELAY, CHANNEL OR COMMON IN TO COMMON OR CHANNEL OUT



**<u>NOTES</u>** 1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \leq 15$ ns, f = 500kHz.



ISSUE 3

## **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±150	nA
Note 1	Channel on Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	Ω
Note 2	Channel on Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	<u>+</u> 15	Ω
276	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
277	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

## **NOTES**

1. Test Numbers: 34, 42, 50, 58, 66, 74, 82, 90, 98, 106, 114, 122, 130, 138.

2. Test Numbers: 146, 154, 162, 170, 178, 186, 194, 202, 210, 218, 226, 234, 242, 250, 258, 266.



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Channel In/Out (Pins D/F 1-2-4-5-11-12-14-15) (Pins C 1-2-5-6-14-15-17-19)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc
3	Common In/Out (Pins D/F 3-13) (Pins C 4-16)	V <sub>COM</sub>	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10) (Pins C 7-11-12)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc

**<u>NOTES</u>** 1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Channel In/Out (Pins D/F 1-2-4-5-11-12-14-15) (Pins C 1-2-5-6-14-15-17-19)	V <sub>CH</sub>	Ground	Vdc
3	Common In/Out (Pins D/F 3-13) (Pins C 4-16)	V <sub>COM</sub>	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10) (Pins C 7-11-12)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc

**NOTES** 1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




ISSUE 3


TABLE 5(c) - CO	ONDITIONS	FOR BURN	I-IN DYNAMIC
TADEL 0(0) 0	5110/110/10	1011 00111	

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Channel In/Out (Pins D/F 1-2-4-5-11-12-14-15) (Pins C 1-2-5-6-14-15-17-19)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc
3	Common In/Out (Pins D/F 3-13) (Pins C 4-16)	V <sub>COM</sub>	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10) (Pins C 7-11-12)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
5	Pulse Voltage (Binary Counter)	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
6	Pulse Frequency Binary Counter Square Wave	f	500k	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc
9	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	Ground	Vdc

**<u>NOTES</u>** 1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS









**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEST METHOD		(Δ)	MIN	МАХ	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 7	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
8 to 10	Input Current Low Level Address or Inhibit	կլ	As per Table 2	As per Table 2	-	-	-50	nA
11 to 13	Input Current High Level Address or Inhibit	lιH	As per Table 2	As per Table 2	-	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	I <sub>OFF1</sub>	As per Table 2	As per Table 2	-	-	-100	nA
30 to 31	Channel Off Leakage Current (All Channels)	I <sub>OFF3</sub>	As per Table 2	As per Table 2	-	-	100	nA
34 to 145	Channel On Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	-	H	Ω
146 to 273	Channel On Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	± 15	-	-	Ω
274	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As par Table 9	As par Table 2	-	-	0.5	v
2/4	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	-	
276	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	V
277	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	v



ISSUE 3

## APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.