

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

BASED ON TYPE 4053B

ESCC Detail Specification No. 9202/049

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 54

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

BASED ON TYPE 4053B

ESA/SCC Detail Specification No. 9202/049



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa mit	Arm
			2



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

	DOGGMENTATION CHARGE NOTICE			
Rev.	Rev.	C	HANGE	Approved
Letter	Date		em	DCR No.
			incorporates all modifications defined in	
		DCRs:-	and the changes agreed in the following	
		Cover page		None
		DCN Para. 1.3 : New	sentence added	None 221602
			ants 10 and 11 added	221565
		•	8, Maximum temperature amended	221602
			e elevation corrected	221565
		1 0 1	ension 'C' amended	221565
Į.			e drawing, Pin No. 20 location corrected	221550
		Figure 2(e) : New	page added	221565
1	1	Notes to Figures : Title		221565
			-hand Title amended	221565
		: "SC	" added to comparison Titles	221565
Į.		: "SC Para. 4.3.2 : SO Para. 4.4.2 : SO	package added to text	221565 221565
		Para. 4.4.2 : SO	package added to text	221565
			sentence deleted, new text added	221602
			endix added	221602
	\	1		1
Į.				
1				
				1
1				
				Į.
1		{		[
1				
1		1		
Į		Į.		
1		!		
1				
	1	1		
1				
1	1	1		1
I				Į.
1				
	1	<u> </u>	=	1



PAGE 3

ISSUE 3

TABLE OF CONTENTS

		Пото
1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	19
4.2.5	Deviations from Lot Acceptance Tests	19
4.3	Mechanical Requirements	19
4.3.1	Dimension Check	19
4.3.2	Weight	19
4.4	Materials and Finishes	19
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5	Marking	19
4.5.1	General	19
4.5.2	Lead Identification	19
4.5.3	The SCC Component Number	20
4.5.4	Traceability Information	20
4.6	Electrical Measurements	20
4.6.1	Electrical Measurements at Room Temperature	20
4.6.2	Electrical Measurements at High and Low Temperatures	20
4.6.3 4.7	Circuits for Electrical Measurements Burn-in Tests	20
4.7 4.7.1	Parameter Drift Values	20
4.7.1	Conditions for H.T.R.B. and Burn-in	20
4.7.2	Electrical Circuits for H.T.R.B. and Burn-in	20
4.7.3	Environmental and Endurance Tests	20
4.8.1	Electrical Measurements on Completion of Environmental Tests	52 52
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	52 52
4.8.3	Electrical Measurements on Completion of Endurance Tests	52 52
4.8.4	Conditions for Operating Life Test	52 52
4.8.5	Electrical Circuits for Operating Life Tests	52
4.8.6	Conditions for High Temperature Storage Test	52



PAGE 4

ISSUE 3

TABLE	<u>≅S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	21
_	Electrical Measurements at Room Temperature, a.c. Parameters	25
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	31
4	Parameter Drift Values	47
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	48
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	48
5(c)	Conditions for Burn-in Dynamic	49
6	Electrical Measurements on Completion of Environmental Tests and	53
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	17
4	Circuits for Electrical Measurements	35
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	50
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	50
5(c)	Electrical Circuit for Burn-in Dynamic	51
APPE	NDICES (Applicable to specific Manufacturers only)	
, <u>Α'</u>	Agreed Deviations for STMicroelectronics (F)	54



PAGE 5

ISSUE 3

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Analogue Multiplexer/Demultiplexer, having fully buffered outputs, based on Type 4053B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 <u>INPUT PROTECTION NETWORK</u>

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± lo	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+300 +245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN






PAGE 9

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIADIONO	MIN	MAX	NOTES
A	1.14	1.95	
A1 B C C ₁	1.63 0.55	2.36 0.72	3
C	1.06	1.47	3 3
5 D	1.91 8.67	2.41 9.09	
D1	7.21	7.52	_
d, d1 d2	1.27 7.62	TYPICAL TYPICAL	4
d2 E	8.67	9.09	
E1 e, e1	7.21 1.27	7.52 TYPICAL	4
e2	7.62	TYPICAL	•
f, g h, h1	- 1.01	0.76 TYPICAL	e
j, j1	0.51	TYPICAL	6 5




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
	-	3.83	
К	10.90	12.10	
l	1.14	1.50	




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN.	MAX.	INOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
Е	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L.	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13


ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES



CHIP CARRIER PACKAGE





PAGE 14

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT (CONT'D)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS 1 11 12

FIGURE 3(b) - TRUTH TABLE

INPUT S	"ON" CHANNEL(S)	
INHIBIT	A OR B OR C	ON CHANNEL(5)
L	L	a _x or b _x or c _x
L.	Н	a _y or b _y or c _y
Н	X	None


NOTES 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.



PAGE 15

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 16

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 17

ISSUE 3

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 18

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit.

IOFF=Channel Off Leakage CurrentRON=Channel On ResistanceCINC=Channel Input CapacitanceCOC=Channel Output Capacitance

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



PAGE 19

ISSUE 3

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 20

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920204902В</u> Г Т Т
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO		0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μA
6 to 9	Input Current Low Level Address or Inhibit	I _{IL}	3009	4(c)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \\ &V_{\text{SS}} = V_{\text{EE}} = 0 \text{Vdc} \\ &\text{(Pins D/F 6-9-10-11)} \\ &\text{(Pins C 7-11-12-14)} \end{aligned}$	•	-50	nA
10 to 13	Input Current High Level Address or Inhibit	lін	3010	4(d)	$\begin{split} &V_{\text{IN}} \text{ (Under Test)} = 15\text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} \\ &= 0\text{Vdc} \\ &V_{\text{DD}} = 15\text{Vdc}, \\ &V_{\text{SS}} = V_{\text{EE}} = 0\text{Vdc} \\ &(\text{Pins D/F 6-9-10-11}) \\ &(\text{Pins C} \ 7-11-12-14) \end{split}$	-	50	nA
14 to 19	Channel Off Leakage Current (Any Channel)	I _{OFF1}	-	4(e)	$\begin{array}{lll} V_{IN} \ (Inhibit) &= 15 V dc \\ V_{IN} \ (Address \ Inputs) \\ &= 0 V dc \\ V_{IN} \ (Channel \ I/O) &= 15 V dc \\ V_{IN} \ (Common \ I/O) &= 0 V dc \\ V_{DD} &= 15 V dc, \\ V_{SS} &= V_{EE} &= 0 V dc \\ \hline \frac{Pins \ D/F}{3 \ to \ 4} & \frac{Pins \ C}{4 \ to \ 5} \\ 5 \ to \ 4 & 6 \ to \ 5 \\ 12 \ to 14 & 15 \ to 17 \\ 13 \ to 14 & 16 \ to 17 \\ 1 \ to 15 & 1 \ to 19 \\ 2 \ to 15 & 2 \ to 19 \\ \end{array}$		-100	nA



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		1	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
20 to 25	Channel Off Leakage Current (Any Channel)	l _{OFF2}	-	4(e)	$\begin{split} &V_{\text{IN}} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{\text{IN}} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Channel I/O)} = 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Common I/O)} = 15 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \\ &V_{\text{DD}} = 15 \text{Vdc}, \\ &V_{\text{CS}} = V_{\text{EE}} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{3 \text{ to 4}} \frac{\text{Pins C}}{4 \text{ to 5}} \\ &5 \text{ to 4} &6 \text{ to 5} \\ &12 \text{ to 14} &15 \text{ to 17} \\ &13 \text{ to 14} &16 \text{ to 17} \\ &1 \text{ to 15} &1 \text{ to 19} \\ &2 \text{ to 15} &2 \text{ to 19} \\ \end{split}$	1	100	nA
26 to 28	Channel Off Leakage Current (All Channels)	lOFF3	-	4 (f)	$\begin{split} &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (All Channel I/Os)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (Common I/O)} = 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{4 \text{ to 3}} \frac{\text{Pins C}}{5 \text{ to 4}} \\ &4 \text{ to 5} 5 \text{ to 6} \\ &14 \text{ to 12} 17 \text{ to 15} \\ &14 \text{ to 13} 17 \text{ to 16} \\ &15 \text{ to 1} 19 \text{ to 1} \\ &15 \text{ to 2} 19 \text{ to 2} \end{split}$	-	100	nA
29 to 31	Channel Off Leakage Current (All Channels)	I _{OFF4}	-	4(f)	$\begin{array}{lll} V_{IN}(Inhibit) &= 15 V dc \\ V_{IN} \; (Address \; Inputs) \\ &= 0 V dc \\ V_{IN} \; (All \; Channel \; I/Os) \\ &= 15 V dc \\ V_{IN} \; (Common \; I/O) = 0 V dc \\ V_{DD} &= 15 V dc, \\ V_{DD} &= 15 V dc, \\ V_{SS} &= V_{EE} = 0 V dc \\ \hline Pins \; D/F & Pins \; C \\ \hline 4 \; to \; 3 & 5 \; to \; 4 \\ \hline 4 \; to \; 5 & 5 \; to \; 6 \\ \hline 14 \; to \; 12 & 17 \; to \; 15 \\ \hline 14 \; to \; 13 & 17 \; to \; 16 \\ \hline 15 \; to \; 1 & 19 \; to \; 1 \\ \hline 15 \; to \; 2 & 19 \; to \; 2 \\ \end{array}$	-	-100	nA

PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIADA OTEDIOTIOS	OVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LIAUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32 to 115	Channel On Resistance	R _{ON1}	-	4(g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1050	Ω
116 to 211	Channel On Resistance	R _{ON2}	-	4(g)	$\begin{array}{llll} V_{IN} & (\text{Inhibit}) &= 0 \text{Vdc} \\ V_{IN} & (\text{Address Inputs}): \\ V_{IL} &= 0 \text{Vdc}, V_{IH} = 15 \text{Vdc} \\ I_{IN} &= 100 \mu \text{Adc}, R_L = 10 \text{K} \Omega \\ \text{Channel Input Conditions:} \\ \text{See Test Table Figure} \\ 4(g) & (i). \\ V_{DD} &= 15 \text{Vdc}, \\ V_{SS} &= V_{EE} = 0 \text{Vdc} \\ \text{Note 4} \\ \underline{Pins D/F} & \underline{Pins C} \\ \hline 4 \text{ to 3} & 5 \text{ to 4} \\ 4 \text{ to 5} & 5 \text{ to 6} \\ 14 \text{ to 12} & 17 \text{ to 15} \\ 14 \text{ to 13} & 17 \text{ to 16} \\ 15 \text{ to 1} & 19 \text{ to 1} \\ 15 \text{ to 2} & 19 \text{ to 2} \\ 3 \text{ to 4} & 4 \text{ to 5} \\ 5 \text{ to 4} & 6 \text{ to 5} \\ 12 \text{ to 14} & 15 \text{ to 17} \\ 13 \text{ to 14} & 16 \text{ to 17} \\ 1 \text{ to 15} & 1 \text{ to 19} \\ 2 \text{ to 15} & 2 \text{ to 19} \\ \end{array}$		280	Ω



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIA DA OTEDIOTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V_{lL1}	-		Address and Inhibit Inputs: $V_{IL} = 1.5 \text{Vdc}$, $V_{IH} = 3.5 \text{Vdc}$ Channel Input: $V_{IL} = 0 \text{Vdc}$, $V_{IH} = 5 \text{Vdc}$	•	0.5	
212	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(h)	V_{DD} = 5Vdc, V_{SS} = V_{EE} = 0Vdc Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	4.5	ı	V
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	44.	Address and Inhibit Inputs: V _{IL} = 4Vdc, V _{IH} = 11Vdc Channel Input: V _{IL} = 0Vdc, V _{IH} = 15Vdc	-	1.5	
213	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(h)	$V_{DD} = 15 V dc,$ $V_{SS} = V_{EE} = 0 V dc$ Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	13.5	-	V
214	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Inhibit and V _{EE} at Ground. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
215	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Inhibit at Ground. All Other Inputs: V _{IN} = -5Vdc V _{SS} = V _{EE} = -5Vdc, I _{DD} = 3.5µA (Pin D/F 16) (Pin C 20)	0.7	3.0	٧
216 to 219	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	-2.0	V
220 to 223	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(1)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30KΩ; (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	3.0	-	V



PAGE 25

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	OLIADA OTEDIOTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
224 to 227	Input Capacitance Address or Inhibit	C _{IN}	3012	4(m)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = V_{EE} = 0$ Vdc Note 6 (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	•	7.5	pF
228 to 233	Channel Capacitance (Input)	C _{INC}	3012	4(n)	V _{DD} = V _{SS} = V _{EE} = 0Vdc Note 6 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	1	7.5	pF
234 to 236	Channel Capacitance (Output)	C _{OC}	3012	4(0)	V _{DD} = V _{SS} = V _{EE} = 0Vdc Note 6 (Pins D/F 4-14-15) (Pins C 5-17-19)	-	15	pF
237	Propagation Delay Channel Input to Channel Output	tpLH1	3003	4(q)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ R_L = 200 \text{k} \Omega \\ V_{DD} = \; 5 \text{Vdc}, \\ V_{SS} = V_{EE} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins}} \; \underline{D/F} \qquad \underline{\text{Pins}} \; \underline{C} \\ 15 \; \text{to} \; 1 & 19 \; \text{to} \; 1 \\ \end{array}$	-	40	ns
238	Propagation Delay Address to Signal OUT (Channel turning ON)	[†] PLH2	3003	4(p)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ R_L = 10 \text{k}\Omega \\ V_{DD} = \; 5 \text{Vdc}, \\ V_{SS} = V_{EE} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{Pins} \; D/F \qquad \underline{Pins} \; C \\ 11 \; \text{to} \; 14 & 14 \; \text{to} \; 17 \\ \end{array}$	-	670	ns
239	Propagation Delay Inhibit to Signal OUT (Channel turning ON)	t _{PLH3}	3003	4(p)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, & V_{IH} = 5 \text{Vdc} \\ R_L = 10 \text{k}\Omega \\ V_{DD} = \; 5 \text{Vdc}, \\ V_{SS} = V_{EE} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{Pins} \; \underline{D/F} \qquad \underline{Pins} \; \underline{C} \\ 6 \; \text{to} \; 14 \qquad 7 \; \text{to} \; 17 \end{array}$	-	400	ns



PAGE 26

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
240	Propagation Delay Channel Input to Channel Output	₹PHL1	3003	4(q)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 200 \text{k} \Omega \\ V_{DD} = \; 5 \text{Vdc}, \\ \text{V}_{SS} = V_{EE} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins}} \; \underline{D/F} \qquad \underline{\text{Pins}} \; \underline{C} \\ 15 \; \text{to} \; 1 & 1 & 1 \\ \end{array}$	1	40	ns
241	Propagation Delay Address to Signal OUT (Channel turning OFF)	tPHL2	3003	4(p)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0 V dc, V_{IH} = 5 V dc \\ R_L = 300 \Omega \\ V_{DD} = \; 5 V dc, \\ V_{SS} = V_{EE} \; = \; 0 V dc \\ Note \; 7 \\ \underline{Pins} \; D/F \qquad \underline{Pins} \; C \\ 11 \; to \; 14 \qquad 14 \; to \; 17 \end{array}$	-	670	ns
242	Propagation Delay Inhibit to Signal OUT (Channel turning OFF)	^t PHL3	3003	4(p)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, & V_{IH} = 5 \text{Vdc} \\ R_L = 300 \Omega \\ V_{DD} = \; 5 \text{Vdc}, \\ V_{SS} = V_{EE} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{Pins} \; \underline{D/F} & \underline{Pins} \; \underline{C} \\ 6 \; \text{to} \; 14 & 7 \; \text{to} \; 17 \\ \end{array}$	-	400	ns

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Table 4(b).
- 4 For characterisation during qualification, the incremental method or the method shown in Figure 4(g) (ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that at least one discrete value shall be measured and recorded in order that drift values may be applied. Figure 4(g) (iii) shall be used for the discrete value measurement.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and channel selection is monitored.
- 6. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).



PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	2	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	•	30	μА
6 to 9	Input Current Low Level Address or Inhibit	I _{IL}	3009	4(c)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\text{(Pins D/F 6-9-10-11)} \\ &\text{(Pins C 7-11-12-14)} \end{split}$	-	-100	nA
10 to 13	Input Current High Level Address or Inhibit	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	100	nA
14 to 19	Channel Off Leakage Current (Any Channel)	lOFF1	-	4(e)	$\begin{split} &V_{IN} \; (\text{Inhibit}) \; = 15 \text{Vdc} \\ &V_{IN} \; (\text{Address Inputs}) \\ &= 0 \text{Vdc} \\ &V_{IN} \; (\text{Channel I/O}) \; = 15 \text{Vdc} \\ &V_{IN} \; (\text{Common I/O}) = 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{3 \; \text{to 4}} \frac{\text{Pins C}}{4 \; \text{to 5}} \\ &5 \; \text{to 4} 6 \; \text{to 5} \\ &12 \; \text{to 14} 15 \; \text{to 17} \\ &13 \; \text{to 14} 16 \; \text{to 17} \\ &1 \; \text{to 15} 1 \; \text{to 19} \\ &2 \; \text{to 15} 2 \; \text{to 19} \\ \end{split}$		-1.0	μA



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
20 to 25	Channel Off Leakage Current (Any Channel)	lOFF2	-	4(e)	$\begin{split} &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (Channel I/O)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Common I/O)} = 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{3 \text{ to 4}} & 4 \text{ to 5} \\ &5 \text{ to 4} & 6 \text{ to 5} \\ &12 \text{ to 14} & 15 \text{ to 17} \\ &13 \text{ to 14} & 16 \text{ to 17} \\ &1 \text{ to 15} & 1 \text{ to 19} \\ &2 \text{ to 15} & 2 \text{ to 19} \\ \end{split}$	-	1.0	Дų
26 to 28	Channel Off Leakage Current (All Channels)	lOFF3	-	4(f)	$\begin{array}{l} V_{IN} \ (Inhibit) \ = 15 V dc \\ V_{IN} \ (Address \ Inputs) \\ = 0 V dc \\ V_{IN} \ (All \ Channel \ I/Os) \\ = 0 V dc \\ V_{IN} \ (Common \ I/O) = 15 V dc \\ V_{DD} = 15 V dc, \\ V_{SS} = V_{EE} = 0 V dc \\ \hline \frac{Pins \ D/F}{4 \ to \ 3} \qquad \frac{Pins \ C}{5 \ to \ 6} \\ 4 \ to \ 5 \qquad 5 \ to \ 6 \\ 14 \ to \ 12 \qquad 17 \ to \ 15 \\ 14 \ to \ 13 \qquad 17 \ to \ 16 \\ 15 \ to \ 1 \qquad 19 \ to \ 1 \\ 15 \ to \ 2 \qquad 19 \ to \ 2 \\ \end{array}$	-	1.0	µА
29 to 31	Channel Off Leakage Current (All Channels)	l _{OFF4}	-	4(f)	$\begin{split} &V_{IN}(\text{Inhibit}) = 15 \text{Vdc} \\ &V_{IN} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (All Channel I/Os)} \\ &= 15 \text{Vdc} \\ &V_{IN} \text{ (Common I/O)} = 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{\text{4 to 3}} & \frac{\text{Pins C}}{\text{5 to 6}} \\ &4 \text{ to 5} & 5 \text{ to 6} \\ &14 \text{ to 12} & 17 \text{ to 15} \\ &14 \text{ to 13} & 17 \text{ to 16} \\ &15 \text{ to 2} & 19 \text{ to 2} \\ \end{split}$	-	-1.0	Aц



PAGE 29

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32 to 115	Channel On Resistance	R _{ON1}	-	4(g)	$\begin{array}{l} V_{IN} \ (Inhibit) = 0 V dc \\ V_{IN} \ (Address \ Inputs): \\ V_{IL} = 0 V dc, \ V_{IH} = 5 V dc \\ I_{IN} = 100 \mu A dc, \ R_{L} = 10 k \Omega \\ Channel \ Input \ Conditions: \\ See \ Test \ Table \ Figure \\ 4(g) \ (i). \\ V_{DD} = 5 V dc, \\ V_{SS} = V_{EE} = 0 V dc \\ Note \ 4 \\ \underline{Pins \ D/F} \\ 4 \ to \ 3 \\ 5 \ to \ 4 \\ 4 \ to \ 5 \\ 5 \ to \ 6 \\ 14 \ to \ 12 \\ 17 \ to \ 15 \\ 14 \ to \ 13 \\ 17 \ to \ 16 \\ 15 \ to \ 1 \\ 19 \ to \ 1 \\ 15 \ to \ 2 \\ 3 \ to \ 4 \\ 4 \ to \ 5 \\ 5 \ to \ 4 \\ 6 \ to \ 5 \\ 12 \ to \ 14 \\ 15 \ to \ 17 \\ 13 \ to \ 14 \\ 16 \ to \ 17 \\ 1 \ to \ 15 \\ 2 \ to \ 19 \\ 3 \ to \ 19 \\ 4 \ to \ 19 \\ 4 \ to \ 10 \\ 4 $	-	1200	Ω
116 to 211	Channel On Resistance	R _{ON2}	-	4(g)	$\begin{array}{llll} V_{IN} & (Inhibit) &= 0 \text{Vdc} \\ V_{IN} & (Address \ Inputs): \\ V_{IL} &= 0 \text{Vdc}, \ V_{IH} = 15 \text{Vdc} \\ I_{IN} &= 100 \mu \text{Adc}, \ R_L = 10 k \Omega \\ \text{Channel Input Conditions:} \\ \text{See Test Table Figure} \\ 4(g) & (i). \\ V_{DD} &= 15 \text{Vdc}, \\ V_{DD} &= 15 \text{Vdc}, \\ V_{SS} &= V_{EE} = 0 \text{Vdc} \\ \text{Note 4} \\ \underline{Pins \ D/F} & \underline{Pins \ C} \\ \hline 4 \ to \ 3 & 5 \ to \ 4 \\ 4 \ to \ 5 & 5 \ to \ 6 \\ 14 \ to \ 12 & 17 \ to \ 15 \\ 14 \ to \ 13 & 17 \ to \ 16 \\ 15 \ to \ 1 & 19 \ to \ 1 \\ 15 \ to \ 2 & 19 \ to \ 2 \\ 3 \ to \ 4 & 4 \ to \ 5 \\ 5 \ to \ 4 & 6 \ to \ 5 \\ 12 \ to \ 14 & 15 \ to \ 17 \\ 13 \ to \ 14 & 16 \ to \ 17 \\ 1 \ to \ 15 & 2 \ to \ 19 \\ 2 \ to \ 15 & 2 \ to \ 19 \\ \end{array}$		400	Ω

PAGE 30

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	1	40	Address and Inhibit Inputs: $V_{IL} = 1.5 \text{Vdc}$, $V_{IH} = 3.5 \text{Vdc}$ Channel Input: $V_{IL} = 0 \text{Vdc}$, $V_{IH} = 5 \text{Vdc}$	<u>-</u>	0.5	
212	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	•	4(h)	V_{DD} = 5Vdc, V_{SS} = V_{EE} = 0Vdc Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	4.5	•	V
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-		Address and Inhibit Inputs: V _{IL} = 4Vdc, V _{IH} = 11Vdc Channel Input: V _{IL} = 0Vdc, V _{IH} = 15Vdc	-	1.5	
213	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(h)	V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	13.5	-	V
214	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Inhibit and V _{EE} at Ground. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	>
215	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Inhibit at Ground. All Other Inputs: V _{IN} = -5Vdc V _{SS} = V _{EE} = -5Vdc, I _{DD} = 3.5µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	•	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = V _{EE} = 0Vdc Notes 1 and 2	1	•	-
3 to 5	Quiescent Current	lod	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	1	1.0	μА
6 to 9	Input Current Low Level Address or Inhibit	I _{IL}	3009	4(c)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \\ &V_{\text{SS}} = V_{\text{EE}} = 0 \text{Vdc} \\ &\text{(Pins D/F 6-9-10-11)} \\ &\text{(Pins C 7-11-12-14)} \end{aligned}$	•	-50	nA
10 to 13	Input Current High Level Address or Inhibit	Ιн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = V_{EE} = 0Vdc (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	-	50	nA
14 to 19	Channel Off Leakage Current (Any Channel)	l _{OFF1}	-	4(e)	$\begin{array}{l} V_{IN} (\text{Inhibit}) = 15 \text{Vdc} \\ V_{IN} (\text{Address Inputs}) \\ = 0 \text{Vdc} \\ V_{IN} (\text{Channel I/O}) = 15 \text{Vdc} \\ V_{IN} (\text{Common I/O}) = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, \\ V_{SS} = V_{EE} = 0 \text{Vdc} \\ \hline \frac{\text{Pins D/F}}{3 \text{ to } 4} \frac{\text{Pins C}}{4 \text{ to } 5} \\ 5 \text{ to } 4 6 \text{ to } 5 \\ 12 \text{ to } 14 15 \text{ to } 17 \\ 13 \text{ to } 14 16 \text{ to } 17 \\ 1 \text{ to } 15 1 \text{ to } 19 \\ 2 \text{ to } 15 2 \text{ to } 19 \\ \end{array}$		-100	nA



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINUT
						MIN	MAX	UNIT
20 to 25	Channel Off Leakage Current (Any Channel)	I _{OFF2}	-	4(e)	$\begin{split} &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (Channel I/O)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Common I/O)} = 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{3 \text{ to 4}} &\frac{\text{Pins C}}{4 \text{ to 5}} \\ &5 \text{ to 4} &6 \text{ to 5} \\ &12 \text{ to 14} &15 \text{ to 17} \\ &13 \text{ to 14} &16 \text{ to 17} \\ &1 \text{ to 15} &1 \text{ to 19} \\ &2 \text{ to 15} &2 \text{ to 19} \\ \end{split}$	-	100	nA
26 to 28	Channel Off Leakage Current (All Channels)	l _{OFF3}	_	4(f)	$\begin{split} &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Address Inputs)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (All Channel I/Os)} \\ &= 0 \text{Vdc} \\ &V_{IN} \text{ (Common I/O)} = 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \\ &V_{SS} = V_{EE} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{4 \text{ to 3}} \frac{\text{Pins C}}{5 \text{ to 4}} \\ &4 \text{ to 5} 5 \text{ to 6} \\ &14 \text{ to 12} 17 \text{ to 15} \\ &14 \text{ to 13} 17 \text{ to 16} \\ &15 \text{ to 1} 19 \text{ to 1} \\ &15 \text{ to 2} 19 \text{ to 2} \end{split}$	_	100	nA
29 to 31	Channel Off Leakage Current (All Channels)	I _{OFF4}	-	4(f)	$\begin{array}{lll} V_{IN}(Inhibit) &= 15 Vdc \\ V_{IN} \; (Address \; Inputs) \\ &= 0 Vdc \\ V_{IN} \; (All \; Channel \; I/Os) \\ &= 15 Vdc \\ V_{IN} \; (Common \; I/O) = 0 Vdc \\ V_{DD} &= 15 Vdc, \\ V_{SS} &= V_{EE} = 0 Vdc \\ \hline Pins \; D/F & Pins \; C \\ \hline 4 \; to \; 3 & 5 \; to \; 4 \\ 4 \; to \; 5 & 5 \; to \; 6 \\ 14 \; to \; 12 & 17 \; to \; 15 \\ 14 \; to \; 13 & 17 \; to \; 16 \\ 15 \; to \; 1 & 19 \; to \; 1 \\ 15 \; to \; 2 & 19 \; to \; 2 \\ \end{array}$	_	-100	nA



PAGE 33

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINUT
NO.						MIN	MAX	UNIT
32 to 115	Channel On Resistance	R _{ON1}	-	4(g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	880	Ω
116 to 211	Channel On Resistance	R _{ON2}	_	4(g)	$\begin{array}{llll} V_{IN} & (\text{Inhibit}) &= 0 \text{Vdc} \\ V_{IN} & (\text{Address Inputs}): \\ V_{IL} &= 0 \text{Vdc}, V_{IH} &= 15 \text{Vdc} \\ I_{IN} &= 100 \mu \text{Adc}, R_L &= 10 k \Omega \\ \text{Channel Input Conditions:} \\ \text{See Test Table Figure} \\ 4(g) & (i). \\ V_{DD} &= 15 \text{Vdc}, \\ V_{SS} &= V_{EE} &= 0 \text{Vdc} \\ \text{Note 4} \\ \hline Pins D/F & Pins C \\ \hline 4 to 3 & 5 to 4 \\ 4 to 5 & 5 to 6 \\ 14 to 12 & 17 to 15 \\ 14 to 13 & 17 to 16 \\ 15 to 1 & 19 to 1 \\ 15 to 2 & 19 to 2 \\ 3 to 4 & 4 to 5 \\ 5 to 4 & 6 to 5 \\ 12 to 14 & 15 to 17 \\ 13 to 14 & 16 to 17 \\ 1 to 15 & 1 to 19 \\ 2 to 15 & 2 to 19 \\ \end{array}$		220	Ω

PAGE 34

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	UNIT
212	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	ı	4(h)	Address and Inhibit Inputs: $V_{IL}=1.5Vdc,\ V_{IH}=3.5Vdc$ Channel Input: $V_{IL}=0Vdc,\ V_{IH}=5Vdc$ I) $V_{DD}=5Vdc,\ V_{SS}=V_{EE}=0Vdc$ Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	-	0.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-			4.5	-	
213	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc, \ V_{IH} = 11Vdc$ Channel Input: $V_{IL} = 0Vdc, \ V_{IH} = 15Vdc$) $V_{DD} = 15Vdc,$ $V_{SS} = V_{EE} = 0Vdc$ Note 5 (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	-	1.5	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-			13.5	-	
214	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Inhibit and V _{EE} at Ground. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
215	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Inhibit at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = V_{EE} = -5Vdc$, $I_{DD} = 3.5\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	_	PIN NUMBERS								D.	D.C. SUPPLY					
NO.	1	2	3	4	5	6	9	10	11	12	13	14	15	7	8	16
0	0	1	1	0	0	0	0	0	0	0	1	0	1	V _{EE}	V _{SS}	V_{DD}
1 1	1	0	0	1	1	0	0	0	1	1	0	0	0			
2	1	0	1	0	0	0	0	1	0	1	0	1	1			
3	0	1	0	1	1	0	0	1	1	0	1	1	0			
4	0	1	0	0	1	0	1	0	0	0	1	0	1	1		1
5	1	0	1	1	0	0	1	0	1	1	0	0	0			
6	1	0	0	0	1	0	1	1	0	1	0	1	1			
7	0	1	1	1	0	0	1	1	1	0	1	1	0			
8	0	0	0	1	0	1	1	0	0	0	0	1	1			
9	0	0	0	1	0	1	0	1	1	0	0	1	0	1		
10	1	1	1	0	1	1	0	1	0	1	1	0	0			
11	1	1	1	0_	1_	1_	1	0	1	1	1	0	0	<u> </u>	<u> </u>	<u> </u>

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. Test Set Up:
 - Common Switch Output connected to V_{DD} supply.
 - Switch Inputs connected individually through $33 \text{K}\Omega$ to V_{EE} supply and to the digital comparator through $100 \text{K}\Omega$ at V_{DD} = 3V.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

		, , , , ,			ŀ	NIC	IUM	3ER	S							
PATTERN NO.		INPUTS OUTPUTS								D.C. SUPPLY						
1.0.	6	9	10	11	1	2	3	5	12	13	4	14	15	7	8	16
0	0	0	0	0	1	1	1	1	1	1	Х	Х	Х	V _{EE}	V_{SS}	V_{DD}
1	0	1	1	1	0	0	0	0	0	0	Х	Χ	Х		1	
2	1	0	0	0	1	1	1	1	1	1	Х	Χ	X	₩	¥	*

NOTES


- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.

PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(c) - INPUT CURRENT LOW LEVEL



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL



NOTES


1. Each input to be tested separately.

PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(f) - CHANNEL TOTAL OFF LEAKAGE CURRENT



NOTES

1. Each output to be tested separately.

PAGE 38

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(g)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE

		PIN NUMBERS														
PATTERN NO.		INPUTS OUTPUT						INPUTS			TS	D	.C. SUI	PPLY		
	6	9	10	11	12	13	2	1	5	3	14	15	4	7	8	16
1	0	0	0	0	(2)	0	0	0	0	0	X	,		V _{EE}	V _{SS}	V_{DD}
2	0	1	1	1	0	(2)	0	0	0	0	Х					
3	0	0	0	0	0	0	(2)	0	0	0		X			1	
4	0	1	1	1	0	0	0	(2)	0	0		X				
5	0	0	0	0	0	0	0	0	(2)	0			х			
6	0	1	1	1	0	0	0	0	0	(2)			Х		_ \ _	\

NOTES

1. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.

2. The following notes apply:-

T.G. (i) V_{IN} (FORCED) (MEASURED LIMIT)

 $V_{IN} = 1.5V$, 1.9V, 2.3V, 2.7V, 3.3V, 3.7V, 4.1V (ii) R_{ON} 5V:

 $V_{OUT} = V_{IN} - 200 \text{mV}$ (iii) R_{ON} 15V: $V_{IN} = 1.5 \text{V}$, 1.9V, 2.3V, 2.7V, 13.3V, 13.7V, 14.1V, 14.5V

 $V_{OUT} = V_{IN} - 200 \text{mV}$



PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g)(ii) - CHANNEL ON RESISTANCE





FIGURE 4(g)(iii) - CHANNEL ON RESISTANCE




PAGE 40

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT VOLTAGE HIGH AND LOW LEVEL



 $\label{eq:notes:$

PAGE 41

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 42

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES


1. Each input to be tested separately.

PAGE 43

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(m) - INPUT CAPACITANCE, ADDRESS AND INHIBIT



NOTES

- 1. f = 100kHz to 1MHz
- 2. Each input to be tested separately.

FIGURE 4(n) - CHANNEL INPUT CAPACITANCE



NOTES


- 1. f = 100kHz to 1MHz
- 2. Each input to be tested separately.

PAGE 44

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - CHANNEL OUTPUT CAPACITANCE



NOTES

- 1. f = 100kHz to 1MHz
- 2. Each output to be tested separately.




PAGE 45


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY INHIBIT OR ADDRESS INPUTS TO CHANNEL ON OR OFF



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \le$ 15ns, f = 500KHz.




PAGE 46


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - PROPAGATION DELAY, CHANNEL OR COMMON IN TO COMMON OR CHANNEL OUT



VOLTAGE WAVEFORMS



NOTES: 1. Pulse Generator - $V_P = 0$ to V_{DD} , t_f and $t_f \le 15$ ns, t = 500kHz.



PAGE 47

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
Note (1)	Channel on Resistance	R _{ON1}	As per Table 2	As per Table 2	±50	Ω
Note (2)	Channel on Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	Ω
214	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	٧
215	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES

 1. Test Numbers:
 32, 38, 44, 50, 56, 62, 68, 74, 80, 86, 92, 98, 104, 110.

 2. Test Numbers:
 116, 122, 128, 134, 140, 146, 152, 158, 164, 170, 176, 182, 188, 194, 200, 206.



PAGE 48

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Channel In/Out (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	V _{CH}	V _{DD}	Vdc
3	Common In/Out (Pins D/F 4-14-15) (Pins C 5-17-19)	V _{COM}	Ground	Vdc
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V _{EE}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT		
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C		
2	Channel In/Out (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	V _{CH}	V _{CH} Ground			
3	Common In/Out (Pins D/F 4-14-15) (Pins C 5-17-19)	V _{СОМ}	Ground	Vdc		
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V _{IN}	Ground	Vdc		
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc		
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc		
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V _{EE}	Ground	Vdc		

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 49

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C	
2	Channel In/Out (Pins D/F 1-2-3-5-12-13) (Pins C 1-2-4-6-15-16)	V _{CH}	V _{DD}	Vdc	
3	Common In/Out (Pins D/F 4-14-15) (Pins C 5-17-19)	V _{СОМ}	Ground	Vdc	
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 7-11-12-14)	V _{IN}	V _{GEN}	Vac	
5	Pulse Voltage (Binary Counter)	$V_{\sf GEN}$	0 to V _{DD}	Vac	
6	Pulse Frequency Binary Counter Square Wave	f	500K	Hz	
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc	
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc	
9	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V _{EE}	Ground	Vdc	


NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 50


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 51

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 52

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 53

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	NO. CHARACTERISTICS		SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEST METHOD		(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	•	nA
6 to 9	Input Current Low Level Address or Inhibit	l _{IL}	As per Table 2	As per Table 2	-	ı	-50	nA
10 to 13	Input Current High Level Address or Inhibit	Ін	As per Table 2	As per Table 2	-	-	50	nA
14 to 19	Channel Off Leakage Current (Any Channel)	l _{OFF1}	As per Table 2	As per Table 2	-	-	-100	nA
26 to 28	Channel Off Leakage Current (All Channels)	l _{OFF3}	As per Table 2	As per Table 2	-	-	100	nA
32 to 115	Channel On Resistance	R _{ON1}	As per Table 2	As per Table 2	±50	-	-	Ω
116 to 211	Channel On Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	-	-	Ω
210	Input Voltage Low Level (Noise Immunity) (Functional Test)	Low Level (Noise Immunity)		As par Table 2	-	-	0.5	V
Input Voltage High Level (Noise Immunity) (Functional Test)		V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
214	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
215	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	_	-	V



PAGE 54

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.