

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD BILATERAL SWITCH, BASED ON TYPE 4016B

ESCC Detail Specification No. 9202/050

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 53

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD BILATERAL SWITCH, BASED ON TYPE 4016B

ESA/SCC Detail Specification No. 9202/050



space components coordination group

	Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	July 2001	71.30	Fign



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

		DOCOMENTATION CHANGE NOTICE	
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
			DCR No.
			-



PAGE 3

ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	
1.3	Maximum Ratings	5 5 5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	15
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3 4.7	Circuits for Electrical Measurements	17
4.7 4.7.1	Burn-in Tests	17
4.7.1 4.7.2	Parameter Drift Values	17
4.7.2 4.7.3	Conditions for H.T.R.B. and Burn-in	17
4.7.3 4.8	Electrical Circuits for H.T.R.B. and Burn-in	17
4.6 4.8.1	Environmental and Endurance Tests	51
4.8.2	Electrical Measurements on Completion of Environmental Tests	51
-	Electrical Measurements at Intermediate Points during Endurance Tests	51
4.8.3	Electrical Measurements on Completion of Endurance Tests	51
4.8.4 4.8.5	Conditions for Operating Life Test	⁻ 51
4.8.5	Electrical Circuits for Operating Life Tests	51
4.8.6	Conditions for High Temperature Storage Test	51



PAGE 4 ISSUE 3

TABLES	<u>Page</u>
1(a) Type Variants 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature, d.c. Parame Electrical Measurements at Room Temperature, a.c. Parame 3(a) Electrical Measurements at High Temperature 3(b) Electrical Measurements at Low Temperature 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Ch 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Ch 5(c) Conditions for Burn-in Dynamic 6 Electrical Measurements on Completion of Environmental Te at Intermediate Points and on Completion of Endurance Testi	ters 23 25 30 46 nannels 47 nannels 47 48 ests and 52
<u>FIGURES</u>	
1 Not applicable 2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input Protection Network 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, 5(b) Electrical Circuit for Burn-in Dynamic	7 12 13 13 13 14 14 14 35 N-Channels 49 P-Channels 50
APPENDICES (Applicable to specific Manufacturers only) 'A' Agreed Deviations for Microelectronics (F)	53



PAGE

5

ISSUE 3

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS Quad Bilateral Switch, having fully buffered outputs, based on Type 4016B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, test, packaging, shipping and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6 ISSUE 3

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	٧	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	_
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL MILL		ETRES	NOTES
STIVIBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 3

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
OTMBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
e ₁	15.11	15.37	
e ₂	7.62	8.12	
F	7.11	7.75	:
	-	3.70	
K	10.90	12.10	




PAGE

ISSUE 3

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
Billiertolorto	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f c	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE

ISSUE 3

10

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTEO
STIVIBOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TY	PICAL	



PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 12

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS



PAGE 13


ISSUE 3

FIGURE 3(b) - TRUTH TABLE

INPUTS	OUTPUTS
CONTROLS A-B-C-D	SIGNAL A-B-C-D
HIGH ON CONTROL	SIGNAL OUTPUT (ON CONDITION)
LOW ON CONTROL	SIGNAL OUTPUT (OFF CONDITION)

NOTES 1. "ON" Condition = Low Impedence, "OFF" Condition = High Impedence

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH SWITCH)



PAGE 14

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 15

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

I_{OFF} = Channel Off Leakage Current
 R_{ON} = Channel On Resistance
 C_{INC} = Channel Input Capacitance
 C_{OC} = Channel Output Capacitance

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125 °C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.



PAGE 16

ISSUE 3

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 17

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920205001</u> B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C. as appropriate)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 18

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

				<u> </u>		ř		T
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	rig.	C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
6 to 9	Input Current Low Level	<u>L</u>	3006	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-50	nA
10 to 13	Input Current High Level	l _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)		50	nA
14 to 17	Channel Off Leakage Current (Any Channel IN)	l _{OFF1}	-	4(e)	Channel (Under Test): Control Input V _{IN} = 0Vdc Input Voltage V _{IN} = 15Vdc Output Voltage = 0Vdc Other Channels: Control Input V _{IN} = 0Vdc Input/Output = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	-	-100	nA



PAGE 19

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		I				<u> </u>		· ·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvil
18 to 21	Channel Off Leakage Current (Any Channel OUT)	lOFF2	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0$ Vdc Input Voltage $V_{IN} = 15$ Vdc Output Voltage = 0Vdc Other Channels: Control Input $V_{IN} = 0$ Vdc Input/Output = Open $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	-	-100	nA
22 to 37	Channel On Resistance	R _{ON1}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 10 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\underbrace{Pins \ D/F}_{1 \ to \ 2} \underbrace{Pins \ C}_{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	660	Ω
38 to 101	Channel On Resistance	R _{ON2}	<u>-</u>	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 10 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\frac{Pins \ D/F}{1 \ to \ 2} \frac{Pins \ C}{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$		2000	Ω



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
102 to 117	Channel On Resistance	R _{ON3}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\underline{Pins \ D/F} Pins \ C} \\ &1 \ to \ 2 2 \ to \ 4 \\ &2 \ to \ 1 4 \ to \ 2 \\ &3 \ to \ 4 5 \ to \ 6 \\ &4 \ to \ 3 6 \ to \ 5 \\ &8 \ to \ 9 12 \ to \ 14 \\ &9 \ to \ 8 14 \ to \ 12 \\ &10 \ to \ 11 15 \ to \ 16 \\ &11 \ to \ 10 16 \ to \ 15 \\ \end{split}$	-	400	Ω
118 to 181	Channel On Resistance	R _{ON4}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\frac{Pins \ D/F}{1 \ to \ 2} \frac{Pins \ C}{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	850	Ω



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	T .		r					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
182 to 185	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	•	0.1	V
186 to 189	Input Voltage Low Level (Noise Immunity)	V _{IL2}		4(g)	Channel (Under Test): Control Input: $V_{IN} = 4Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V
190 to 193	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	-	V



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			Γ	T				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvill
194 to 197	Input Voltage High Level (Noise Immunity)	V _{IH2}	•	4(h)	Channel (Under Test): Control Input: V_{IN} = 11Vdc Input Voltage: V_{IN} = 15Vdc R_L = 1M Ω Other Channels: Control Input: V_{IN} = 0Vdc Input/Output = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	•	V
198	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
199	Threshold Voltage P-Channel	V_{THP}	-	4(j)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V
200 to 203	Input Clamp Voltage (to Vss)	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-2.0	V
204 to 207	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30K Ω (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	3.0	<u>-</u>	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		1"						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
208 to 211	Input Capacitance (Control)	C _{IN}	3012	4(m)	V_{IN} (Not Under Test) = 0Vdc V_{DD} = V_{SS} = 0Vdc Note 5 (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	7.5	pF
212 to 215	Channel Capacitance (Input)	C _{INC}	3012	4(n)	V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	-	7.5	pF
216 to 219	Channel Capacitance (Output)	C _{OC}	3012	4(0)	V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	-	7.5	pF
220	Propagation Delay Signal IN to Signal OUT (Channel turned ON)	t _{PLH1}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 Pins D/F Pins C 1 to 2 2 to 4	•	100	ns
221	Propagation Delay Signal IN to Signal OUT (Channel turned ON)	t _{PHL}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 Pins D/F Pins C 1 to 2 2 to 4	•	100	ns
222	Propagation Delay Time Control to Switch ON	t _{PLH2}	3003	4(q)	V _{IN} (Under Test) = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 13 to 2 19 to 4	-	70	ns



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Table 4(b).
- 4. For characterisation during qualification, the incremental method or the method shown in Figure 4(f) (ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that the discrete values as indicated in Table 4 shall be measured and recorded in order that drift values may be applied. Figure 4(f) (iii) shall be used for the discrete value measurement.
- 5. Measurement performed on a sample basis LTPD7, or less, with a Capacitance Bridge connected between each input or output under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis LTPD7, or less (see Annexe I of ESA/SCC 9000).



PAGE 25

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

		1						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μА
6 to 9	Input Current Low Level	I _I L	3006	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-100	nA
10 to 13	Input Current High Level	lн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	100	nA
14 to 17	Channel Off Leakage Current (Any Channel IN)	I _{OFF1}	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0 \text{Vdc}$ Input Voltage $V_{IN} = 15 \text{Vdc}$ Output Voltage = 0Vdc Other Channels: Control Input $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	-	-1.0	μА



PAGE 26

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

						_		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			883	riG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J
18 to 21	Channel Off Leakage Current (Any Channel OUT)	lOFF2	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0$ Vdc Input Voltage $V_{IN} = 15$ Vdc Output Voltage = 0Vdc Other Channels: Control Input $V_{IN} = 0$ Vdc Input/Output = Open $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	•	-1.0	μА
22 to 37	Channel On Resistance	R _{ON1}	•	4(f)	$\begin{split} &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 10 \text{Vdc} \\ &I_{IN} = 100 \text{µAdc}, \ R_L = 10 \text{K}\Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &Note \ 4 \\ &\underline{Pins \ D/F} \underline{Pins \ C} \\ &1 \ to \ 2 2 \ to \ 4 \\ &2 \ to \ 1 4 \ to \ 2 \\ &3 \ to \ 4 5 \ to \ 6 \\ &4 \ to \ 3 6 \ to \ 5 \\ &8 \ to \ 9 12 \ to \ 14 \\ &9 \ to \ 8 14 \ to \ 12 \\ &10 \ to \ 11 15 \ to \ 16 \\ &11 \ to \ 10 16 \ to \ 15 \\ \end{split}$	-	960	Ω
38 to 101	Channel On Resistance	R _{ON2}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 10 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\frac{Pins \ D/F}{1 \ to \ 2} \frac{Pins \ C}{2 \ to \ 4} \\ &2 \ to \ 1 4 \ to \ 2 \\ &3 \ to \ 4 5 \ to \ 6 \\ &4 \ to \ 3 6 \ to \ 5 \\ &8 \ to \ 9 12 \ to \ 14 \\ &9 \ to \ 8 14 \ to \ 12 \\ &10 \ to \ 11 15 \ to \ 16 \\ &11 \ to \ 10 16 \ to \ 15 \\ \end{split}$	-	2600	Ω



PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

		<u> </u>	<u> </u>					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
102 to 117	Channel On Resistance	R _{ON3}	•	4(f)	$\begin{split} &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 15 \text{Vdc} \\ &I_{IN} = 100 \mu \text{Adc}, \ R_L = 10 \text{K}\Omega \\ &\text{Channel Input} \\ &\text{Conditions: See Test} \\ &\text{Table of Figure 4(f)(i).} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\underbrace{Pins \ D/F}_{1 \ to \ 2} \underbrace{Pins \ C}_{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	520	Ω
118 to 181	Channel On Resistance	R _{ON4}	-	4(f)	$\begin{split} &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 15 \text{Vdc} \\ &I_{IN} = 100 \mu \text{Adc}, \ R_L = 10 \text{K}\Omega \\ &\text{Channel Input} \\ &\text{Conditions: See Test} \\ &\text{Table of Figure 4(f)(i)}. \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\underbrace{Pins \ D/F}_{1 \ to \ 2} \underbrace{Pins \ C}_{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	1	1080	Ω



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	T	r		T		T		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
182 to 185	Input Voltage Low Level (Noise Immunity)	V _{IL1}	•	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	1.0	V
186 to 189	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 4Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	1.0	V
190 to 193	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	•	V



PAGE 29

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
		01111001	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
194 to 197	Input Voltage High Level (Noise Immunity)	V _{IH2}	•	4(h)	Channel (Under Test): Control Input: $V_{IN} = 11 \text{Vdc}$ Input Voltage: $V_{IN} = 15 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	-	V
198	Threshold Voltage N-Channel	V_{THN}	-	4(i)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
199	Threshold Voltage P-Channel	V_{THP}	-	4(j)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 30

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMITS		UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	<u>-</u>	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	_	100	nA
6 to 9	Input Current Low Level	¥	3006	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-50	nA
10 to 13	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	50	nA
14 to 17	Channel Off Leakage Current (Any Channel IN)	l _{OFF1}	-	4(e)	Channel (Under Test): Control Input V _{IN} = 0Vdc Input Voltage V _{IN} = 15Vdc Output Voltage = 0Vdc Other Channels: Control Input V _{IN} = 0Vdc Input/Output = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	-	-100	nA



PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
					D/F = DIP AND FP C = CCP)	MIN	MAX	
18 to 21	Channel Off Leakage Current (Any Channel OUT)	lOFF2	•	4(e)	Channel (Under Test): Control Input $V_{IN} = 0$ Vdc Input Voltage $V_{IN} = 15$ Vdc Output Voltage = 0Vdc Other Channels: Control Input $V_{IN} = 0$ Vdc Input/Output = Open $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	-	-100	nA
22 to 37	Channel On Resistance	R _{ON1}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 10 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ &1 \ to \ 2 \qquad 2 \ to \ 4 \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	600	Ω
38 to 101	Channel On Resistance	R _{ON2}	•	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 10 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 10 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\frac{Pins \ D/F}{1 \ to \ 2} \frac{Pins \ C}{2 \ to \ 4} \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	1870	Ω



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE,-55(+5-0) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS	LIMITS		
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
102 to 117	Channel On Resistance	R _{ON3}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ &1 \ to \ 2 \qquad 2 \ to \ 4 \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	•	360	Ω
118 to 181	Channel On Resistance	R _{ON4}	-	4(f)	$\begin{split} &V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ &I_{IN} = 100 \mu A dc, \ R_L = 10 K \Omega \\ &Channel \ Input \\ &Conditions: \ See \ Test \\ &Table \ of \ Figure \ 4(f)(i). \\ &V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ &Note \ 4 \\ &\underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ &1 \ to \ 2 \qquad 2 \ to \ 4 \\ &2 \ to \ 1 \qquad 4 \ to \ 2 \\ &3 \ to \ 4 \qquad 5 \ to \ 6 \\ &4 \ to \ 3 \qquad 6 \ to \ 5 \\ &8 \ to \ 9 \qquad 12 \ to \ 14 \\ &9 \ to \ 8 \qquad 14 \ to \ 12 \\ &10 \ to \ 11 \qquad 15 \ to \ 16 \\ &11 \ to \ 10 \qquad 16 \ to \ 15 \\ \end{split}$	-	775	Ω



PAGE 33

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT	
			883	FIG.		MIN	MAX		
182 to 185	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V	
186 to 189	Input Voltage Low Level (Noise Immunity)	V _{IL2}	•	4(g)	Channel (Under Test): Control Input: $V_{IN} = 4Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V	
190 to 193	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5 \text{Vdc}$ Input Voltage: $V_{IN} = 5 \text{Vdc}$ $R_L = 1 \text{M}\Omega$ Other Channels: Control Input: $V_{IN} = 0 \text{Vdc}$ Input/Output = Open $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	-	V	



PAGE 34

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	OIVIT
194 to 197	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 11Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	-	V
198	Threshold Voltage N-Channel	V_{THN}	-	4(i)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	٧
199	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Control A Input at Ground. Channel Inputs and Outputs Open. All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	N NU	MBE	RS					D.C. S	SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	1	1	1	0	0	0	0	1	1	0	0	1	0	V_{DD}
2	0	1	1	1	1	0	0	1	1	0	0	0		
3	0	1	1	0	0	1	1	1	1	0	0	0		
4	0	1	1	0	0	0	0	1	1	1	1	0	\downarrow	↓

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:- $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. TEST SET-UP:
 - Switch Output connected to V_{DD} supply
 - Switch Inputs connected individually through 33K Ω to VSS and to the Digital Comparator.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

					PIN	PIN NUMBERS					D.C.	SUPPLY		
PATTERN NO.	•	CONTROL			OUTPUTS/INPUTS					7	14			
	5	6	12	13	1	2	3	4	8	9	10	11		
1	0	0	0	0	1	0	0	1	1	0	0	1	V _{SS}	V _{DD}
2	0	0	0	0	0	1	1	0	0	1	1	0		
3	1	1	1	1	0	0	0	0	0	0	0	0		\downarrow

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:- $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.




PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT





PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE

				INP	JT COI	NDITIO	NS (PI	N NUM	IBERS)				
TEST NO.		CONTROLS			CONTROLS CHANNELS							NOTES 1, 2 & 3	
	5	6	12	13	1	2	3	4	8	9	10	11	., & 0
1	0	0	0	1	V _{IS}	0							
2	0	0	0	1	0	V _{IS}							
3	1	0	0	0			V _{IS}	0					
4	1	0	0	0			0	V _{IS}					
5	0	1	0	0					V _{IS}	0			
6	0	1	0	0					0	V _{IS}			
7	0	0	1	0							VIS	0	
8	0	0	1	0							0	V _{IS}	\downarrow

NOTES

- 1. Logic Level: $0 = V_{SS}$, $1 = V_{DD}$.
- 2. (a) R_{ON1} test is performed with $V_{IS} = 0.25 \text{Vdc}$ and repeated with a V_{IS} value of 9.75 Vdc.
 - (b) R_{ON2} test is performed with V_{IS} = 1.5Vdc and repeated with V_{IS} values of 3, 4, 4.5, 5, 5.5, 6 and 7Vdc.
 - (c) R_{ON3} test is performed with $V_{IS} = 0.25 Vdc$ and repeated with a V_{IS} value of 14.75 Vdc.
 - (d) R_{ON4} test is performed with V_{IS} = 1.5Vdc and repeated with V_{IS} values of 3, 7, 7.5, 8, 8.5, 9 and 10Vdc.
- 3. No logic level indicates input open.



PAGE 38

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





FIGURE 4(f)(iii) - CHANNEL ON RESISTANCE





PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - INPUT VOLTAGE LOW LEVEL





FIGURE 4(h) - INPUT VOLTAGE HIGH LEVEL





PAGE 40

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 41

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately




PAGE 42

ISSUE 3


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE, CONTROL INPUTS



- **NOTES** 1. Each input to be tested separately.
 - 2. f = 100 KHz to 1 MHz.

FIGURE 4(n) - CHANNEL INPUT CAPACITANCE



- **NOTES** 1. Each input to be tested separately.
 - 2. f = 100 KHz to 1 MHz.




PAGE 43

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - CHANNEL OUTPUT CAPACITANCE



NOTES

- 1. f = 100 KHz to 1 MHz.
- 2. Each input to be tested separately.




PAGE 44


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY, SIGNAL IN TO SIGNAL OUT



VOLTAGE WAVEFORMS






PAGE 45


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(q) - PROPAGATION DELAY, CONTROL TO SWITCH ON



VOLTAGE WAVEFORMS





PAGE 46

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	nA
See Note (1)	Channel On Resistance	R _{ON1}	As per Table 2	As per Table 2	± 15	%
See Note (2)	Channel On Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	%
See Note (3)	Channel On Resistance	R _{ON3}	As per Table 2	As per Table 2	± 15	%
See Note (4)	Channel On Resistance	R _{ON4}	As per Table 2	As per Table 2	± 15	%
198	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
199	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Test Numbers:

22, 26, 30, 34.

2. Test Numbers:

38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98.

3. Test Numbers:

102, 106, 110, 114.

4. Test Numbers:

118, 122, 126, 130, 134, 138, 142, 146, 150, 154, 158, 162, 166, 170, 174,

178.



PAGE 47

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-6-8-12) (Pins C 2-9-12-17)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 4-5-11-13) (Pins C 6-7-16-19)	V _{IN}	V _{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-6-8-12) (Pins C 2-9-12-17)	V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 4-5-11-13) (Pins C 6-7-16-19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

<u>NOTES</u> 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 48

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	$V_{\mathrm{DD/2}}$	Vdc
3	Input - (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	V _{IN}	V _{GEN}	Vac
4	Input - (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	V _{IN}	V _{GEN/2}	Vac
5	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50K≤f <m 50% Duty Cycle</m 	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES 1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 49


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS,P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 50

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 51

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 52

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		I		LETION OF ENDO				
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)		·	UNIT
					(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	-	-	nA
6 to 9	Input Current Low Level	l _{fL}	As per Table 2	As per Table 2	-	-	-50	nA
10 to 13	Input Current High Level	liH	As per Table 2	As per Table 2	-	-	50	nA
14 to 17	Channel Off Leakage Current (Any Channel IN)	l _{OFF1}	As per Table 2	As per Table 2	-	-	-100	nA
18 to 21	Channel Off Leakage Current (Any Channel OUT)	l _{OFF2}	As per Table 2	As per Table 2	-	-	-100	nA
22 to 37	Channel ON Resistance	R _{ON1}	As per Table 2	As per Table 2	± 15	-	•	%
38 to 101	Channel ON Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	ı	-	%
102 to 117	Channel ON Resistance	R _{ON3}	As per Table 2	As per Table 2	± 15	1	-	%
118 to 181	Channel ON Resistance	R _{ON4}	As per Table 2	As per Table 2	± 15	-	-	%
182 to 185	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.1	V
190 to 193	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.0	-	V
198	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧
199	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	٧



PAGE 53

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.