

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 4-BIT LATCH, WITH 3-STATE OUTPUTS, BASED ON TYPE 4508B ESCC Detail Specification No. 9202/063

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 47

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 4-BIT LATCH, WITH 3-STATE OUTPUTS, BASED ON TYPE 4508B

ESA/SCC Detail Specification No. 9202/063

SEE

space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	May 1992	Tonomical	Alah
Revision 'A'	October 1994	To nome es	John
Revision 'B'	April 2001	Sa milt	Aron



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

DOGGNENTATION CHANGE NOTICE				
Rev.	Rev.			Approved
Letter	Date	Reference Item		DCR No.
			es Issue 1 and incorporates all modifications defined in	
1		Hevision 'A' to issue	1 and the following DCR's:-	
		Cover Page		None
		DCN age	ŧ	None
		Para. 1.10	: Last sentence rewritten to include ESD Class and	23385
		1	Minimum Critical Path Failure Voltage	
		Table 1(a)	: Table amended	22398
		, ,	: Lead Material and/or Finish amended	23465
		Table 1(b)	: No. 9, package soldering temperatures changed	22314
			: Notes - Note 6 added	22314
		Figure 2(a)	: Table corrected	23247/
]	HOLET AND LARGE THE	23270
		Figure 2(b)	: "CKT A" deleted from Title	22398
		Figure 2(c)		22398 22398
		Figure 2(d)	: Title amended to "2(c)" : Table corrected	22398 23247
		Notes to Figures	: In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(a)	: In CCP outline, Pins 19 and 20 amended	23517
1		Figure 3(b)	: In Q Output column, "0" corrected to "L"	23517
		1.90.00	: Note deleted and new Note added	23517
		Figure 3(c)i	: From Pin 2, upper "ST" corrected to "ST"	23517
1			: From Pin 3, upper "Output Disable" corrected to	23517
<u>l</u>	Į.		"Output Disable"	Į.
		Figure 3(c), (d), (e)	: Circuit A heading and Circuit B heading and drawing deleted	22398
1	}	Para. 3	: New abbreviations added	23517
		Para. 4.2.2	: Deviation deleted, "None." added	22360/
Į.				21048
		Para. 4.2.4	: Deviation deleted, "None." added	22919
		Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465 22398
1		Para. 4.5.2	: Third sentence amended to read "2(c)." , 6: Nos. 84 to 91, 92 to 99, Characteristics corrected	22398
		Tables 2, 3(a), (b), 4 Tables 2, 3(a), (b)	: Where applicable, in Conditions, format corrected	23517
		Table 2	: Nos. 104 to 117, Limits column amended	22398
			: Nos. 118 to 131, "CKT A" deleted from first	22398
			measurement and "CKT B" entry deleted in toto	
			: Nos. 146 to 151, Characteristics amended	23517
1			, Limits amended	22905
			: Nos. 152 to 155, Characteristics corrected	23517
		_	: Nos. 156 to 157, Limits amended	22905
1		Table 3(a)	: No. 2, in Conditions, "and 2" added to Note reference	23517
		Figure 4(a), (b)	: Note 2 corrected	23517
1		Figure 4(c)	: "Remaining Inputs" disconnected from V _{SS} and	23517
I		Figures 4(a) (f)	connected to "V _{DD} " : In drawing, "Outputs Open" added	23517
	1	Figures 4(e), (f) Figure 4(h)	: Title corrected	23517
		i igui o T (II)	: In drawing, after "Remaining", "Inputs" added	23517
-		Figure 4(i)	: Title corrected	23517
		J		
	-	-		-



Rev. 'B'

PAGE 2A ISSUE 2

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		Figure 4(m), (o) : Circuit A heading and Circuit B heading and drawing deleted Figure 4(o) : Pin numbers deleted from Waveforms Figure 4(p) : Title corrected : Output and Voltage Waveforms corrected Table 4 : Nos. 3 to 7, Unit corrected : Nos. 52 to 59, Characteristics corrected : Nos. 68 to 75, Characteristics corrected : Nos. 68 to 75, Characteristics corrected Tables 5(a), (b) : Titles amended : New Nos. 5 and 6 added and all subsequent tests renumbered : New No. 8, Symbol amended : New No. 9, Symbol amended Figures 5(a), (b) : Titles amended Figure 5(a) : In drawing "4058" corrected to "4508" Figures 5(a), (b), (c) : "R" deleted from drawings Figure 5(c) : In drawing, Oscillator Blocks replaced by Symbols Paras. 4.8.4 and 4.8.5: Reference to Table and Figure amended to "5(c)"	22398 23517 23517 23517 23517 23517 23517 23517 23517 23517 23517 23517 23517 23517
'A'	Oct. '94	P1. Cover Page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P15. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended P27. Table 3(a) : Nos. 102 and 103. Limits amended P31. Table 3(b) : Nos. 102 and 103. Max. Limits amended	None None 221049 23539 221049 23548 23548
'B'	Apr. '01	P1. Cover Page : Page count increased by 1 P2A. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended : Note 1 rewritten P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand drawing Title amended : "SO" added to comparison Titles P15. Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.2 : SO package added to the text P44. Para. 4.8.6 : Last sentence deleted, new text added P47. Appendix 'A' : Appendix added	221602 None 221602 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221602 221602



PAGE 3

ISSUE 2

TABLE OF CONTENTS

		<u>Page</u>
1.	GENERAL	5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Network	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification, Environmental and Endurance Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests	14 14 14 14 14 15 15 15 15 15 15 16 16 16 16
4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Parameter Drift Values Conditions for H.T.R.B. and Burn-in Electrical Circuits for H.T.R.B. and Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Test Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	16 16 16 44 44 44 44 44 44



Rev. 'B'

PAGE 4

ISSUE 2

TABLI		<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and	45
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	RES CONTRACTOR CONTRAC	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPE	NDICES (Applicable to specific Manufacturers only)	
<u>'Δ'</u>	Agreed Deviations for STMicroelectronics (F)	47



Rev. 'B'

PAGE 5
ISSUE 2

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS Dual 4-Bit Latch, with 3-State Outputs, based on Type 4508B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'B'

PAGE 6 ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	٧	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	P _D	200	mW	Per Package
6	Output Dissipation	P _{DSO}	100	mW	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

FIGURE 2- PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.65	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00 TYPICAL		
Q	0.45	0.55	2




PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



NOTE 1

evmpol	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	1.931	2.387	
a1	1.016	1.524	2
a2	0.274	0.340	:
В	1.274	TYPICAL	3
b1	0.407	0.507	3
b2	0.229	0.304	3
С	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
е	2.413	2.667	4
e3	27.813	28.067	
F	14.859	15.367	
L	3.0	3.8	
K	12.6	13.0	
k ₁	12.6	13.0	




Rev. 'B'

PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 28-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIAGIONS	MIN	MAX	
A A1 B C	1.14 1.63 0.55 1.06	1.95 2.36 0.72 1.47	3
C C ₁ D D1 d, d1 d2 E	1.91 8.67 7.21 1.27 7.62 8.67	2.41 9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area: a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 24 pin packages : 22 spaces. 28 terminal packages : 16 spaces.

- 5. Index corner only.
- 6. Three non-index corners.




Rev. 'B'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





Rev. 'B'


PAGE 11

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 DUAL-IN-LINE PIN OUTS

CHIP CARRIER PIN OUTS 1 2 3 5 6 7 8 9 10 12 13 14 15 16 17 19 20 21 22 23 24 26 27 28



PAGE 12

ISSUE 2


FIGURE 3(b) - TRUTH TABLE (EACH LATCH)

RESET	DISABLE	STROBE	D INPUT	Q OUTPUT
L	L	Н	Н	Н
L	L	Н	L	L
L	L	L	x	LATCHED
н	L	x	×	L
×	Н	×	×	Z

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, Z=High Impedance, X=Don't Care.

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH LATCH)



PAGE 13

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 14

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

I_{OZ} = Output Leakage Current Third State

t_{PHZ} = Propagation Delay, High Output to High Impedance
 t_{PZH} = Propagation Delay, High Impedance to High Output
 t_{PLZ} = Propagation Delay, Low Output to High Impedance
 t_{PZL} = Propagation Delay, High Impedance to Low Output

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification, Environmental and Endurance Tests</u> (Chart IV)

None.



Rev. 'B'

PAGE 15

ISSUE 2

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 2

000000001

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	9202063016
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

		0) (1 4 7 0)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	ı	-	**
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μА
8 to 21	input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22) (Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)	-	-50	nΑ
22 to 35	Input Current High Level	Ін	3010	4(d)	$\begin{split} &V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22)} \\ &\text{(Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)} \end{split}$	-	50	nA
36 to 43	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Disable) = 0Vdc Vin (Remaining Inputs) = 15Vdc V_{OUT} = Open Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	0.05	V



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01411
44 to 51	Output Voltage High Level	V _{OH}	3006	4(f)	Latch Under Test: V _{IN} (D Inputs and Strobe) = 15Vdc V _{IN} (Reset and Disable) = 0Vdc V _{OUT} = Open Other Latch: V _{IN} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	14.95	-	V
52 to 59	Output Drive Current N-Channel	lOL1	- '	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Latch: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	0.51	-	mA
60 to 67	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	3.4	-	mA
68 to 75	Output Drive Current P-Channel	¹ ОН1	-	4(h)	Latch Under Test: V_{IN} (D Inputs and Strobe) = 5Vdc V_{IN} (Reset and Disable) = 0Vdc V_{OUT} = 4.6Vdc Other Latch: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-0.51		mA



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHADACTERISTICS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
76 to 83	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Latch Under Test: V_{IN} (D Inputs and Strobe) = 15Vdc V_{IN} (Reset and Disable) = 0Vdc V_{OUT} = 13.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-3.4	-	mA
84 to 91	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V_{IN} (Strobe and Disable) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	0.4	μA
92 to 99	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Disable) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	-0.4	μА
100	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{iL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 5-7-9-11-17-19-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-		21-23) (Pins C 6-8-10-13-20-22- 24-27)	-	0.5	

PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
101	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 5-7-9-11-17-19-	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins C 6-8-10-13-20-22-24-27)	1	1.5	V
102	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Strobe A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.7	-3.0	V
103	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Strobe A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.0	V
104 to 117	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(1)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-4-6-8-10- 13-14-15-16-18-20-22) (Pins C 1-2-3-5-7-9-12-15- 16-17-19-21-23-26)	-	-2.0	V
118 to 131	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(m)	$\begin{array}{lll} V_{IN} \; (\mbox{Under Test}) \; = \; 6\mbox{Vdc} \\ V_{SS} \; = \; \mbox{Open}, \; R \; = \; 30\mbox{k}\Omega \\ (\mbox{Pins D/F 1-2-3-4-6-8-10-} \\ 13-14-15-16-18-20-22) \\ (\mbox{Pins C 1-2-3-5-7-9-12-15-} \\ 16-17-19-21-23-26) \end{array}$	3.0	-	V



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHADACTERISTICS	CVMDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
132 to 143	Input Capacitance	C _{IN}	3012	4(n)	V_{IN} (Not under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 2-3-4-6-8-10-14-15-16-18-20-22) (Pins C 2-3-5-7-9-12-16-17-19-21-23-26)	-	7.5	pF
144 to 145	Input Capacitance Reset Inputs	C _{IN}	3012	4(n)	$V_{IN}(Not under Test) = 0Vdc$ $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 1-13) (Pins C 1-15)	-	18	pF
146	Propagation Delay Low to High (Strobe to Q)	tPLH1	3003	4(0)	$V_{IN}(Under\ Test) = Pulse$ Generator $V_{IN}(All\ Other\ Inputs) = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 7 $Pins\ D/F$ $Pins\ C$ 2 to 9 2 to 10	•	260	ns
147	Propagation Delay High to Low (Strobe to Q)	^t PHL1	3003	4(0)	$\begin{array}{ll} V_{IN}(\text{Under Test}) = \text{Pulse} \\ \text{Generator} \\ V_{IN}(\text{All Other Inputs}) = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \underline{\text{Pins C}} \\ 2 \text{ to 9} \qquad 2 \text{ to 10} \\ \end{array}$	-	260	ns
148	Propagation Delay Low to High (Data to Q)	t _{PLH2}	3003	4(0)	$\begin{array}{lll} V_{IN}(\text{Under Test}) &=& \text{Pulse} \\ \text{Generator} \\ V_{IN}(\text{All Other Inputs}) &=& 0 \text{Vdc} \\ V_{DD} &=& 5 \text{Vdc}, \ V_{SS} &=& 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{\text{8 to 9}} & \frac{\text{Pins C}}{\text{9 to 10}} \\ \end{array}$	-	210	ns
149	Propagation Delay High to Low (Data to Q)	t _{PHL2}	3003	4(0)	$\begin{array}{lll} V_{IN}(\text{Under Test}) &=& \text{Pulse} \\ \text{Generator} \\ V_{IN}(\text{All Other Inputs}) &=& 0 \text{Vdc} \\ V_{DD} &=& 5 \text{Vdc}, \ V_{SS} &=& 0 \text{dcV} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 8 \text{ to 9} & \underline{9} \text{ to 10} \\ \end{array}$	-	210	ns

NOTES: See Page 23



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	OLIADA OTEDIOTIO	0)/1470	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINDT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
150	Propagation Delay Low to High (Reset to Q)	t РLН3	3003	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins\ D/F}{1\ to\ 9}$ $\frac{Pins\ C}{1\ to\ 10}$	-	180	ns
151	Propagation Delay High to Low (Reset to Q)	† РНL3	3003	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{\text{Pins D/F}}{1 \text{ to 9}}$ $\frac{\text{Pins C}}{1 \text{ to 10}}$	ı	180	ns
152	Propagation Delay High Impedance to Low Output (Disable to Q)	t _{PZL}	3003	4(p)	$\begin{array}{lll} V_{IN} \; (\text{Disable}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{D Inputs, Reset and} \\ \text{Strobe}) = 5 \text{Vdc} \\ V_{IN} \; (\text{All Other Inputs}) = 0 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc, V}_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to 11} \qquad 3 \; \text{to 13} \\ \end{array}$	-	180	ns
153	Propagation Delay Low Impedance to Low Output (Disable to Q)	t _{PLZ}	3003	4(p)	V_{IN} (Disable) = Pulse Generator V_{IN} (D Inputs, Reset and Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins\ D/F}{3\ to\ 11}$ $\frac{Pins\ C}{3\ to\ 13}$	-	180	ns
154	Propagation Delay High Impedance to High Output (Disable to Q)	^t PZH	3003	4(p)	$\begin{array}{lll} V_{IN} \text{ (Disable)} &=& \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (D Inputs and Strobe)} \\ &=& 5 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc} \\ V_{DD} &=& 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ &=& \frac{\text{Pins D/F}}{3 \text{ to } 11} & \frac{\text{Pins C}}{3 \text{ to } 13} \end{array}$	-	180	ns



PAGE 23

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	eympol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
155	Propagation Delay High Output to High Impedance (Disable to Q)	^t PHZ	3003	4(p)	V_{IN} (Disable) = Pulse Generator V_{IN} (D Inputs and Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins D/F}{3 \text{ to } 11}$ $\frac{Pins C}{3 \text{ to } 13}$	1	180	ns
156	Transition Time Low to High	tтLH	3004	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 9) (Pin C 10)	-	200	ns
157	Transition Time High to Low	t⊤HL	3004	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 9) (Pin C 10)	-	200	ns

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5V$ $V_{OL} \le 0.5V$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of EA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	٠	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	30	μА
8 to 21	Input Current Low Level	I _{IL}	3009	4(c)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22)} \\ &\text{(Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)} \end{split}$	-	-100	nA
22 to 35	Input Current High Level	lін	3010	4(d)	$\begin{split} &V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22)} \\ &\text{(Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)} \end{split}$	-	100	nA
36 to 43	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Disable) = 0Vdc Vin (Remaining Inputs) = 15Vdc V_{OUT} = Open Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	0.05	V



PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM		
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
44 to 51	Output Voltage High Level	Vон	3006	4(f)	Latch Under Test: V _{IN} (D Inputs and Strobe) = 15Vdc V _{IN} (Reset and Disable) = 0Vdc V _{OUT} = Open Other Latch: V _{IN} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	14.95	-	V
52 to 59	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Latch: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	0.36	-	mA
60 to 67	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	2.4		mA
68 to 75	Output Drive Current P-Channel	^ј ОН1	-	4(h)	Latch Under Test: V _{IN} (D Inputs and Strobe) = 5Vdc V _{IN} (Reset and Disable) = 0Vdc V _{OUT} = 4.6Vdc Other Latch: V _{IN} = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	-0.36	-	mA



PAGE 26

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
76 to 83	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Latch Under Test: V_{IN} (D Inputs and Strobe) = 15Vdc V_{IN} (Reset and Disable) = 0Vdc V_{OUT} = 13.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-2.4	-	mA
84 to 91	Output Leakage Current Third State (1)	I _{OZ1}	-	4(i)	V_{IN} (Strobe and Disable) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	12	μА
92 to 99	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Disable) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	-12	μA
100	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 5-7-9-11-17-19-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-		21-23) (Pins C 6-8-10-13-20-22- 24-27)	-	0.5	-

Rev. 'A'

PAGE 27

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
101	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(2)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 5-7-9-11-17-19-	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Fins D/1 5-7-5-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	ı	1.5	V
102	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Strobe A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10µA (Pin D/F 12) (Pin C 14)	-0.3	-3.5	>
103	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Strobe A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 28

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table withouf Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	-	-
2	Functional Test	-	-	4(a)	-	1	-	
3 to 7	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μА
8 to 21	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22) (Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)	-	-50	nA
22 to 35	Input Current High Level	liH	3010	4(d)	$\begin{split} &V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 1-2-3-4-6-8-10-13-14-15-16-18-20-22)} \\ &\text{(Pins C 1-2-3-5-7-9-12-15-16-17-19-21-23-26)} \end{split}$	-	50	nA
36 to 43	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Disable) = 0Vdc Vin (Remaining Inputs) = 15Vdc V_{OUT} = Open Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	0.05	V



PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
44 to 51	Output Voltage High Level	V _{ОН}	3006	. 4(f)	Latch Under Test: V _{IN} (D Inputs and Strobe) = 15Vdc V _{IN} (Reset and Disable) = 0Vdc V _{OUT} = Open Other Latch: V _{IN} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	14.95	-	V
52 to 59	Output Drive Current N-Channel	l _{OL1}	<u>-</u>	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Latch: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	0.64	-	mA
60 to 67	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Disable) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	4.2	-	mA
68 to 75	Output Drive Current P-Channel	l _{OH1}	-	4(h)	Latch Under Test: V_{IN} (D Inputs and Strobe) = 5Vdc V_{IN} (Reset and Disable) = 0Vdc V_{OUT} = 4.6Vdc Other Latch: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-0.64		mA



PAGE 30

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
76 to 83	Output Drive Current P-Channel	I _{OH2}	_	4(h)	Latch Under Test: V_{IN} (D Inputs and Strobe) = 15Vdc V_{IN} (Reset and Disable) = 0Vdc V_{OUT} = 13.5Vdc Other Latch: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-4.2	-	mA
84 to 91	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V _{IN} (Strobe and Disable) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	-	0.4	μA
92 to 99	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Disable) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	-	-0.4	μА
100	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	4.5 -	0.5	V

Rev. 'A'

PAGE 31

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT		
140.	CHARACTERISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX		
101	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(0)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5	13.5	-	V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 5-7-9-11-17-19- 21-23) (Pins C 6-8-10-13-20-22- 24-27)	1	1.5	V	
102	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Strobe A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10µA (Pin D/F 12) (Pin C 14)	-0.7	-3.5	V	
103	Threshold Voltage P-Channel	V _{THP}	_	4(k)	Strobe A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.5	V	



PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		PIN NUMBERS																D.C. SUPPLY						
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	24
1	0	1	L	0	0	0	0	0	0	0	0	0	1	L	0	0	0	0	0	0	0	0	0	V_{DD}
2	0	0	L	0	0	0	0	0	0	0	0	0	0	L	0	0	. 0	0	0	0	0	0		
3	0	0	L	1	0	1	0	1	0	1	0	0	0	L	1	0	1	0	1	0	1	0		
4	0	1	L	1	1	1	1	1	1	1	1	0	1	L	1	1	1	1	1	1	1	1		
5	0	0	L	1	1	1	1	1	1	1	1	0	0	L	1	1	1	1	1	1	1	1		
6	0	0	L	0	1	0	1	0	1	0	1	0	0	L	0	1	0	1	0	1	0	1		
7	1	0	L	1	0	1	0	1	0	1	0	1	0	L	1	0	1	0	1	0	1	0		
8	0	0	L	1	0	1	0	1	0	1	0	0	0	L	1	0	1	0_	1	0	1	0	Ψ	Ψ

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other test pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$. For Noise Immunity test, L = 4Vdc for $V_{DD} = 15Vdc$ and L = 1.5Vdc for $V_{DD} = 5Vdc$, otherwise L = 0.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN		PIN NUMBERS																D.C. SUPPLY						
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	24
1	0	1	0	0	O/C	0 0	O/C	0	O/C	0	O/C	0	1	0	0	O/C	0	O/C	0	O/C	0	O/C	0	V_{DD}
2	0	1	0	1		1	ŀ	1		1		0	1	0	1		1		1		1		l	1
3	0	1	1	1		1	ļ	1		1		0	1	1	1		1		1	ļ	1			
4	1	1	1	1		1		1		1		1	1	1	1		1		1		1			
5	1	0	0	1	<u>\</u>	1	<u> </u>	1	<u> </u>	1	¥.	1	0	0_	1	<u> </u>	1	\	1	<u> </u>	1	V	¥	Y

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, O/C = Open Circuit.



PAGE 33

ISSUE 2

OUTPUTS

OPEN

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

REMAINING

INPUTS

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

V_{DD} V_{IH} V_{IH}

OUTPUTS

OPEN



REMAINING INPUTS

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


 V_{SS}

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

 $^{\mathsf{I}}\mathsf{V}_{\mathsf{SS}}$

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.




PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE





PAGE 35

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each output to be tested separately.

NOTES


1. Each output to be tested separately.

PAGE 36

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz

PAGE 37


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.




PAGE 38


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY, DISABLE TO OUTPUT



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - V_P = 0 to $V_{DD}\,$, t_r and $t_f\,$ $\leq\,$ 15ns, $f\,$ = 500KHz.



PAGE 39

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
52 to 59	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
68 to 75	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
84 to 91	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
92 to 99	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
102	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
103	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	٧

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 40

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient To	emperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Outputs - (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)		V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-3-4-6-8-10-13-15) (Pins C 1-3-5-7-9-12-15-17)		V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 2-14-16-18-20-22) (Pins C 2-16-19-21-23-26)		V _{IN}	V_{DD}	Vdc
5	Positive So (Pin D/F 2- (Pin C 28)		V _{DD}	15	Vdc
6	Negative 5 (Pin D/F 1: (Pin C 14)		V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Outputs - (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)		V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-3-4-6-8-10-13-15) (Pins C 1-3-5-7-9-12-15-17)		V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 2-14-16-18-20-22) (Pins C 2-16-19-21-23-26)		V _{IN}	Ground	Vdc
5	Positive So (Pin D/F 2- (Pin C 28)		V _{DD}	15	Vdc
6	Negative S (Pin D/F 1 (Pin C 14)		V _{SS}	Ground	Vdc

NOTES

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 41

ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Outputs - (Pins D/F 5-7-9-11-17-19-21-23) (Pins C 6-8-10-13-20-22-24-27)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-13) (Pins C 1-15)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 2-14) (Pins C 2-16)	V _{IN}	V_{DD}	Vdc
5	Inputs - (Pins D/F 4-6-8-10-16-18-20-22) (Pins C 5-7-9-12-19-21-23-26)	V _{IN}	V _{GEN1}	Vac
6	Inputs - (Pins D/F 3-15) (Pins C 3-17)	V _{IN}	V _{GEN2}	Vac
7	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
8	Pulse Frequency Square Wave	f _{GEN1}	25k, 50% Duty Cycle	Hz
9	Pulse Frequency Square Wave	f _{GEN2}	50k, 50% Duty Cycle	Hz
10	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc
11	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc



PAGE 42

ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS






FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



PAGE 43

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'B'

PAGE 44 ISSUE 2

4.8 ENVIRONMENTAL AND ENDURANCE TESTS

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 45

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	IN MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
8 to 21	Input Current Low Level	IιL	As per Table 2	As per Table 2	-	-	-50	nA
22 to 35	Input Current High Level	lін	As per Table 2	As per Table 2	-	-	50	nA
36 to 43	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	_	0.05	V
44 to 51	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
52 to 59	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
60 to 67	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
68 to 75	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
76 to 83	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
84 to 91	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	-	-	nA
92 to 99	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	-	-	nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 46

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TECT CONDITIONS	CHANGE LIMITS (Δ)			UNIT
				TEST CONDITIONS		MIN	MAX	UNII
100	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As you Toble O	As per Table 2	-	4.5	-	
100	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	AS PEL TABLE 2	-	-	0.5	V
102	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-		٧
103	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	<u>-</u>		٧



Rev. 'B'

PAGE 47

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.