

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, DUAL 'D' TYPE FLIP-FLOP, BASED ON TYPE 4013B

ESCC Detail Specification No. 9203/023

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 49

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, DUAL 'D' TYPE FLIP-FLOP, BASED ON TYPE 4013B

ESA/SCC Detail Specification No. 9203/023



space components coordination group

		Approved by	
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	July 2001	71. 200	Am



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter Reference This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added Appendix 'A' : Appendix added Reference CHANGE Itom Reference Approved DCR No. None None 221602 221602 221602 221602	DOCUMENTATION CHANGE NOTICE			
Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added None 221602 221602 221602				Approved DCR No.
1 1			Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added	None None 221602 221602 221602



PAGE 3 ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	46
4.8.1	Electrical Measurements on Completion of Environmental Tests	46
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	46
4.8.3	Electrical Measurements on Completion of Endurance Tests	46
4.8.4	Conditions for Operating Life Test	⁻ 46
4.8.5	Electrical Circuits for Operating Life Tests	46
4.8.6	Conditions for High Temperature Storage Test	46



PAGE 4 ISSUE 3

TABLES	<u>Page</u>
1(a) Type Variants 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature, d.c. Parameters Electrical Measurements at Room Temperature, a.c. Parameters 3(a) Electrical Measurements at High Temperature 3(b) Electrical Measurements at Low Temperature 4 Parameter Drift Values	6 6 19 23 25 29
 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Burn-in Dynamic 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests. 	41 42 42 43 47
<u>FIGURES</u>	
1 Not applicable 2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input Protection Network 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Burn-in Dynamic	7 12 12 13 14 15 33 44 44
APPENDICES (Applicable to specific Manufacturers only) 'A' Agreed Deviations for STMicroelectronics (F)	49



PAGE

5

ISSUE 3

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS Dual 'D' Type Flip-Flop having fully buffered outputs, based on Type 4013B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipping and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± lo	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	<u>-</u>
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	_
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIMETRES		None
STWBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	

NOTES: See Page 11.




PAGE 8

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



NOTES: See Page 11.




PAGE

ISSUE 3

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
BIIII EI TOIGITO	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
f, g h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5

NOTES: See Page 11.




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	T	
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL PICAL	



PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 12

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 2

FIGURE 3(b) - TRUTH TABLE

	TRUTH TABLE (EACH FLIP-FLOP)				
	INP	UTS		OUTI	PUTS
CL	D	R	S	Q	Q
	0	0	0	0	1
	1	0	0	1	0
	X	0	0	Q	Q
Х	Х	1	0	0	1
X	Х	0	1	1	0
Х	Х	1	1	1	1


NOTES 1. Logic Level Definitions: 0 = Low Level, 1 = High Level, X = Don't Care



PAGE 13

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 14

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH FLIP-FLOP)






PAGE 15

ISSUE 3

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests</u> (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 17

ISSUE 3

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920302301B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b), and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT		
			883	710.	C = CCP)	MIN	MAX			
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-		
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-		
3 to 6	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA		
7 to 14	Input Current Low Level	¥	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	1	-50	nA		
15 to 22	Input Current High Level	Ή	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	-	50	nA		
23 to 24	Output Voltage Low Level at Q	V _{OL1}	3007	4(e)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = Open$ Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 1 - 13) (Pins C 2 - 19)	-	0.05	V		



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		1						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	ITS	UNIT
			883		C = CCP)	MIN	MAX	
25 to 26	Output Voltage Low Level at Q	V _{OL2}	3007	4(e)	Flip-Flop (Under Test): Set, $V_{\text{IN}} = 15\text{Vdc}$ Other Inputs: $V_{\text{IN}} = 0\text{Vdc}$ $V_{\text{OUT}} = \text{Open}$ Other Flip-Flop: All Inputs $V_{\text{IN}} = 0\text{Vdc}$ $V_{\text{DD}} = 15\text{Vdc}$, $V_{\text{SS}} = 0\text{Vdc}$ (Pins D/F 2-12) (Pins C 4-17)	-	0.05	V
27 to 30	Output Voltage High Level	V _{OH}	3006	4(f)	Flip-Flop (Under Test): All Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = Open$ Other Flip-Flop: All Inputs $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	14.95	1	V
31 to 32	Output Drive Current N-Channel at Q	I _{OL1}	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 5$ Vdc $V_{OUT} = 0.4$ Vdc Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.51	-	mA
33 to 34	Output Drive Current N-Channel at Q	lOL2	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = 1.5$ Vdc Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	3.4	-	mA



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	LINUT
		OTNIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
35 to 36	Output Drive Current N-Channel at Q	l _{OL3}	-	4(g)	Flip-Flop (Under Test): Set, $V_{IN} = 5Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-12) (Pins C 4-17)	0.51	-	mA
37 to 38	Output Drive Current N-Channel at Q	l _{OL4}	-	4(g)	Flip-Flop (Under Test): Set, $V_{IN} = 15 \text{Vdc}$ All Other Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ Other Flip-Flop: All Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-12) (Pins C 4-17)	3.4	-	mA
39 to 42	Output Drive Current P-Channel at Q and Q	I _{OH1}	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-0.51	-	mA
43 to 46	Output Drive Current P-Channel at Q and Q	lон2	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-3.4	-	mA
47	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{ Vdc}, V_{SS} = 0 \text{Vdc}$	4.5	<u>-</u>	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	-τ(α)	Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-	0.5	V

PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

					T	T		· ·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	V
			883	rid.	C = CCP)	MIN	MAX	
48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	V _{IL} = 4Vdc V _{IH} = 11Vdc	13.5	-	V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	•	4(a)	V_{DD} = 15 Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)		1.5	V
49	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock 1 Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	٧
50	Threshold Voltage P-Channel	V_{THP}	-	4(j)	Clock 1 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V
51 to 58	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 3-4-5-6-8-9-10-11) (Pins C 5-6-7-9-12-14-15-16)	·	-2.0	V
59 to 66	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30K Ω (Pins D/F 3-4-5-6-8-9-10-11) (Pins C 5-6-7-9-12-14-15-16)	3.0	-	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

TABLE 2 - ELECTRICAL WEASUREMENTS AT HOOM TEMPERATURE - a.c. PARAMETERS									
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT pF ns	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J	
67 to 74	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not under Test) = 0Vdc V_{DD} = V_{SS} = 0Vdc Note 6 (Pins D/F 3-4-5-6-8-9-10-11) (Pins C 5-6-7-9-12-14-15-16)	-	7.5	pF	
75	Propagation Delay Low to High	₹PLH	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ Other \; Inputs: \; V_{IL} \; = \; 0Vdc \\ V_{IH} \; = \; 5Vdc \\ V_{DD} \; = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Notes \; 7 \\ \hline \frac{Pins \; D/F}{3 \; to \; 1} \qquad \qquad \frac{Pins \; C}{5 \; to \; 2} \end{array}$	•	250	ns	
76	Propagation Delay High to Low	₹PHL	3003	4(n)	$\begin{array}{lll} V_{IN} \ (Under \ Test) &= \ Pulse \\ Generator \\ Other \ Inputs \ V_{IL} &= \ 0Vdc \\ V_{IH} &= \ 5Vdc \\ V_{DD} &= \ 5Vdc, \ V_{SS} &= \ 0Vdc \\ Note \ 7 \\ \underline{Pins \ D/F} & \underline{Pins \ C} \\ 3 \ to \ 1 & 5 \ to \ 2 \\ \end{array}$	-	250	ns	
77	Transition Time Low to High	[†] ТLН	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 1) (Pin C 2)	- -	150	ns	
78	Transition Time High to Low	t _{THL}	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 1) (Pin C 2)	1	150	ns	
79	Maximum Clock Frequency	f _(CL)	<u>-</u>	-	Clock = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 8 (Pin D/F 3) (Pin C 5)	3.5	~	MHz	



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less (see Annexe I of ESA/SCC 9000).
- 8. A Pulse, having the following conditions, shall be applied to the Clock Input: $V_P = 0 \text{Vdc}$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 25

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	15	μА
7 to 14	Input Current Low Level	Ę	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	-	-100	nA
15 to 22	Input Current High Level	l _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	-	100	nA
23 to 24	Output Voltage Low Level at Q	V _{OL1}	3007	4(e)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = Open$ Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 1-13) (Pins C 2-19)	-	0.05	V



PAGE 26

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	LINUT
	OF THE PROPERTY OF	STVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
25 to 26	Output Vo <u>ltag</u> e Low Level at Q	V _{OL2}	3007	4(e)	Flip-Flop (Under Test): Set, $V_{IN} = 15Vdc$ Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-12) (Pins C 4-17)	-	0.05	V
27 to 30	Output Voltage High Level	V _{OH}	3006	4(f)	Flip-Flop (Under Test): All Inputs $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ Other Flip-Flop: All Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	14.95	-	٧
31 to 32	Output Drive Current N-Channel at Q	l _{OL1}	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 5$ Vdc $V_{OUT} = 0.4$ Vdc Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.36	-	mA
33 to 34	Output Drive Current N-Channel at Q	lOL2	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = 1.5$ Vdc Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	2.4	-	mA



PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	LINUT
		O T MID O L	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
35 to 36	Output Drive Current N-Channel at Q	I _{OL3}	-	4(g)	Flip-Flop (Under Test): Set, $V_{IN} = 5Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-12) (Pins C 4-17)	0.36	-	mA
37 to 38	Output Drive Current N-Channel at Q	l _{OL4}	-	4(g)	Flip-Flop (Under Test): Set, V_{IN} = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{OUT} = 1.5Vdc Other Flip-Flop: All Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-12) (Pins C 4-17)	2.4	-	mA
39 to 42	Output Drive Current P-Channel at Q and Q	^І ОН1	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-0.36	-	mA
43 to 46	Output Drive Current P-Channel at Q and Q	I _{ОН2}	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-2.4	-	mA
47	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc Von = 5 Vdo Von = 0Vdo	4.5	<u>-</u>	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	Τ(α)	V _{DD} = 5 Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-	0.5	V

PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	V
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(2)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{II} = 15 Vdc V _{II} = 0Vdc	13.5	-	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	V _{DD} = 15 Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-	1.5	V
49	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock 1 Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
50	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock 1 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

								T
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	- UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.111
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} =3V, V _{SS} = 0V Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15V, V _{SS} = 0V Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
7 to 14	Input Current Low Level	¥	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	-	-50	nA
15 to 22	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-8-9-10- 11) (Pins C 5-6-7-9-12-14-15- 16)	-	50	nA
23 to 24	Output Voltage Low Level at Q	V _{OL1}	3007	4(e)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = Open$ Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 1-13) (Pins C 2-19)	-	0.05	V



PAGE 30

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

				<u> </u>				<u> </u>
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01411
25 to 26	Output Voltage High Level at Q	V _{Ol2}	3007	4(e)	Flip-Flop (Under Test): Set, $V_{IN} = 15Vdc$ Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = Open$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-12) (Pins C 4-17)	-	0.05	V
27 to 30	Output Voltage High Level	V _{ОН}	3006	4(f)	Flip-Flop (Under Test): All Inputs: V_{IN} = 15Vdc V_{OUT} = Open Other Flip-Flop: All Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	14.95	-	V
31 to 32	Output Drive Current N-Channel at Q	lOL1	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0Vdc$ Other Inputs: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13) (Pins C 2-19)	0.64	-	mA
33 to 34	Output Drive Current N-Channel at Q	l _{OL2}	-	4(g)	Flip-Flop (Under Test): Clock, Set, $V_{IN} = 0$ Vdc Other Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = 1.5$ Vdc Other Flip-Flop: All Inputs: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13) (Pins C 2-19)	4.2	-	mA
35 to 36	Output Drive Current N-Channel at Q	l _{OL3}	-	4(g)	Flip-Flop (Under Test): Set, $V_{IN} = 5Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-12) (Pins C 4-17)	0.64	-	mA



PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 38	Output Drive Current N-Channel at Q	I _{OL4}	-	4(g)	Flip-Flop (Under Test): Set, $V_{IN} = 15Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other Flip-Flop: All Inputs: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-12) (Pins C 4-17)	4.2	-	mA
39 to 42	Output Drive Current P-Channel at Q and Q	l _{ОН1}	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-0.64	-	mA
43 to 46	Output Drive Current P-Channel at Q and Q	I _{OH2}	-	4(h)	Flip-Flop (Under Test): All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Flip-Flop: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-4.2	-	mA
47	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	\- ''	Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-	0.5	V
48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	44	V _{IL} = 4Vdc V _{IH} = 11Vdc	13.5	-	
40	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	-	1.5	V



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	LINIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49	Threshold Voltage N-Channel	V_{THN}	-	4(i)	Clock 1 Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
50	Threshold Voltage P-Channel	V_{THP}	-	4(j)	Clock 1 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 33

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		PIN NUMBERS												SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	1	0	1	1	0	1	1	0	0	0	1	0	V_{DD}
2	0	1	0	0	1	0	0	1	1	0	1	0		1
3	0	1	0	0	0	0	0	1	0	0	1	0		
4	0	1	0	0	1	0	0	0	0	0	1	0		
5	1	0	0	0	1	1	0	1	0	0	1	0		
6	1	0	0	0	1	0	1	1	0	0	0	1		
7	1	0	0	0	0	0	0	1	0	0	0	1		
8	1	0	0	0	1	0	0	0	0	0	0	1		
9	0	1	0	1	1	0	0	1	0	0	0	1		
10	0	1	0	0	1	0	0	1	1	0	1	0		
11	0	1	0	0	1	0	0	1	0	0	1	0		
12	1	0	1	0	1	0	0	1	0	0	1	0		
13	1	0	1	0	0	0	0	1	0	0	1	0		
14	1	0	0	0	0	0	0	1	0	0	1	0		
15	0	1	1	0	0	0	0	1	0	0	1	0		
16	0	1	1	0	1	0	0	1	0	0	1	0		
17	0	1	1	0	0	0	0	1	0	0	1	0		
18	1	0	1	0	0	1	0	1	0	0	1	0		
19	1	0	1	0	0	0	0	1	0	0	1	0		
20	0	1	1	1	0	0	0	1	0	0	1	0		
21	0	1	1	0	1	0	0	1	0	0	1	0	:	
22	0	1	0	0	1	0	0	1	0	0	1	0		
23	0	1	0	0	1	0	0	1	0	1	0	1		
24	0	1	0	0	1	0	0	0	0	1	0	1		
25	0	1	0	0	1	0	0	0	0 .	0	0	1		
26	0	1	0	0	1	0	0	0	0	1	1	0		
27	0	1	0	0	1	0	0	1	0	1	1	0		
28	0	1	0	0	1	0	0	0	0	1	1	0		
29	0	1	0	0	1	0	1	0	0	1	0	1		
30	0	1	0	0	1	0	0	0	0	1	0	1		
_. 31	0	1	0	0	1	0	0	0	1	1	1	0		
32	0	1	0	0	1	0	0	0	0	1	1	0		
33	0	1	0	0	1	0	0	0	0	0	1	0		
34	1	0	1	0	0	1	0	0	1	1	1	0	\	↓]

NOTES: See Page 33.



PAGE 34

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

NOTES

Figure 4 (a) illustrates one series of test patterns. Any other pattern series must be agreed by the Qualifying Space Agency and shall be included as an Appendix.

Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$. 2.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS											D.C. SUPPLY		
PATTERN NO.	INPUTS								OUTPUTS					· · · · · · · · · · · · · · · · · · ·
	3	4	5	6	8	9	10	11	1	2	12	13	7	14
1	1	1	1	0	0	1	1	1	х	Х	Х	Х	V _{SS}	V _{DD}
2	0	0	0	1	1	0	0	0	Х	Х	Х	Х		
3	0	0	0	0	0	0	0	0	х	Χ	Х	Х		
4	1	1	1	1	1	1	1	1	Х	Х	х	Х		\downarrow

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed by the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 38

ISSUE 3


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES1. Each input to be tested separately.




PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



NOTES

- Each input to be tested separately.
 f = 100KHz to 1MHz




PAGE 40


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



 $\underline{\text{NOTES}}$ 1. Pulse Generator - V_P =0 to V_{DD} , t_f and t_f \leq 15ns, f =500KHz.



PAGE 41

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 75	nA
31 to 32	Output Drive Current N-Channel at Q	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
35 to 36	Output Drive Current N-Channel at Q	l _{OL3}	As per Table 2	As per Table 2	± 15 (1)	%
39 to 42	Output Drive Current P-Channel at Q and Q	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
49	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	٧
50	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	٧

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 42

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N- CHANNELS

NO.	CHARACTERISTICS	SYMBOL	SYMBOL CONDITION	
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 6-9-10-11) (Pins C 9-14-15-16)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 3-4-5-8) (Pins C 5-6-7-12)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P- CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 6-9-10-11) (Pins C 9-14-15-16)	V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 3-4-5-8) (Pins C 5-6-7-12)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _D D	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 43

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-12-13) (Pins C 2-4-17-19)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 3-11) (Pins C 5-16)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 5-9) (Pins C 7-14)	V _{IN}	V _{GEN2}	Vac
5	Inputs - (Pins D/F 4-6-8-10) (Pins C 6-9-12-15)	V _{IN}	Ground	Vdc
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f _{GEN1}	≥50K 50% Duty Cycle	Hz
8	Pulse Frequency Square Wave	f _{GEN2}	≥25K 50% Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
10	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


<u>NOTES</u> 1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 44


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 45

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 46

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 <u>Conditions for Operating Life Test</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 47

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test		As per Table 2	As per Table 2		IVIIIV	IVIAX	
3 to 6	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 75	-	-	nA
7 to 14	Input Current Low Level	lι∟	As per Table 2	As per Table 2	<u>-</u>	-	-50	nA
15 to 22	Input Current High Level	lΗ	As per Table 2	As per Table 2	-	-	50	nA
23 to 24	Output Voltage Low Level at Q	V _{OL1}	As per Table 2	As per Table 2	-	-	0.05	V
25 to 26	Output Voltage Low Level at Q	V _{OL2}	As per Table 2	As per Table 2	-	-	0.05	V
27 to 30	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
31 to 32	Output Drive Current N-Channel at Q	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
33 to 34	Output Drive Current N-Channel at Q	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
35 to 36	Output Drive Current N-Channel at Q	l _{OL3}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
37 to 38	Output Drive Current N-Channel at Q	l _{OL4}	As per Table 2	As per Table 2	± 15 (1)	-	<u>-</u>	%

 $\underline{\textbf{NOTES}}~$ 1. Percentage of limit value if voltage is the measurement function.



PAGE 48

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)			UNIT
						MIN	МАХ	UNIT
39 to 42	Output Drive Current P-Channel at Q and \overline{Q}	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 46	Output Drive Current P-Channel at Q and \overline{Q}	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}			-	4.5	-	
47	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	V
49	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧
50	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 49

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION			
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			