

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, DUAL BCD UP-COUNTER, BASED ON TYPE 4518B

ESCC Detail Specification No. 9204/013

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 49

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, DUAL BCD UP-COUNTER, BASED ON TYPE 4518B

ESA/SCC Detail Specification No. 9204/013



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	April 2001	Sanhit	Agon



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Letter Date Reference Item DCR No. This Issue supersedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B', 'C' and 'D' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN None Para. 1.3 : New sentence added 221600 Table 1(a) : Variants 10 and 11 added 221600 Table 1(b) : No. 8, Maximum temperature amended 221600 Eigure 2(a) : Side elevation corrected 221560 in the drawing, Pin No. 20 location corrected Figure 2(e) : New page added 221560 Notes to Figures : Title amended 221560 Eigure 3(a) : Left-hand Title amended 221560 in "SO" added to comparison Titles 221560 in "SO" added to comparison Titles 221560 in SO package added to the text 221560 Para. 4.4.2 in SO package added to the text 221560 Para. 4.5.2 in SO package added to the text 221560 Para. 4.5.2 in SO package added to the text 221560 Para. 4.8.6 in Last sentence deleted, new text added 221600 in the service of the text 221560 Para. 4.8.6 in Last sentence deleted, new text added 221600 in the service of the text 221560 Para. 4.8.6 in Last sentence deleted, new text added 221600 package added to the text 221560 Para. 4.8.6 in Last sentence deleted, new text added 221600 package added to the text 221560 package added to the text 2215	DOCUMENTATION CHANGE NOTICE			
Revisions 'A', 'B', 'C' and 'D' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 Sinks sentence added Table 1(a) Table 1(b) Sinks elevation corrected Dimension 'C' amended Figure 2(a) Side elevation corrected Dimension 'C' amended Figure 2(c) Figure 2(e) Notes to Figures Title amended Sigure 3(a) Sigure 2(b) Sigure 2(c) Sigure 2(c) Sigure 2(c) Sigure 2(c) Sigure 2(c) Sigure 2(c) Sigure 3(c) Sigure 3(Approved DCR No.	
		Revisions 'A', 'B', 'C' and 'D' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(a) : Variants 10 and 11 added : Variants 10 and 11 added : No. 8, Maximum temperature amended Figure 2(a) : Side elevation corrected : Dimension 'C' amended : Dimension 'C' amended : Notes to Figure 2(e) : New page added : Notes to Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.8.6 : Last sentence deleted, new text added	None None 221602 221565 221602 221565 221565 221565 221565 221565 221565 221602 221602	



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2 .	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	18
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	19
4.3.1	Dimension Check	19
4.3.2	Weight	19
4.4	Materials and Finishes	19
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5	Marking	19
4.5.1	General	19
4.5.2	Lead Identification	19
4.5.3	The SCC Component Number	20
4.5.4	Traceability Information	20
4.6	Electrical Measurements	20
4.6.1	Electrical Measurements at Room Temperature	20
4.6.2	Electrical Measurements at High and Low Temperatures	20
4.6.3	Circuits for Electrical Measurements	20
4.7	Burn-in Tests	20
4.7.1	Parameter Drift Values	20
4.7.2	Conditions for HTRB and Burn-in	20
4.7.3	Electrical Circuits for HTRB and Burn-in	20
4.8	Environmental and Endurance Tests	46
4.8.1	Electrical Measurements on Completion of Environmental Tests	46
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	46
4.8.3	Electrical Measurements on Completion of Endurance Tests	46
4.8.4	Conditions for Operating Life Test	46
4.8.5	Electrical Circuits for Operating Life Tests	46
4.8.6	Conditions for High Temperature Storage Test	46



PAGE 4

ISSUE 2

TABLES	<u>3</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	7
2	Electrical Measurements at Room Temperature, d.c. Parameters	21
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	41
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Conditions for Burn-in Dynamic	43
6	Electrical Measurements on Completion of Environmental Tests and	47
	at Intermediate Points and on Completion of Endurance Testing	
FIGURI	<u>≡s</u>	
1	Not applicable	
2	Physical Dimensions	8
3(a)	Pin Assignment	14
3(b)	Truth Table and Timing Diagram	15
3(c)	Circuit Schematic	16
3(d)	Functional Diagram	17
3(e)	Input Protection Network	17
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	44
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Electrical Circuit for Burn-in Dynamic	45
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	49



PAGE 5

ISSUE 2

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual BCD Up-Counter having fully buffered outputs, based on Type 4518B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as schedule in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4



PAGE

ISSUE 2

7

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	٧	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± IN	10	mA	-
4	D.C. Output Current	±I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+300 +245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1,5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 8

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
M	0.33	0.43	
N	4.31	TYPICAL	





PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-Pin





SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
I	-	3.70	
K	10.90	12.10	<u>'</u>
e	1.27	Typical	




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DAVILIVOIONO	MIN	MAX	140120
Α	1.14	1.95	
A1	1.63	2.36	
B C C ₁	0.55	0.72	3
C	1.06	1.47	3
C ₁	1.91	2.41	
Ď	8.67	9.09	
D1	7.21	7.52	4
d, d1	1.27	TYPICAL TYPICAL	4
d2 E	7.62 8.67	9.09	
Ē	7.21	7.52	
	1.27	TYPICAL	4
e, e1 e2	7.62	TYPICAL	-
	7.02	0.76	
f, g h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5




PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 TYPICAL		6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
l l	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	8




PAGE 12

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	1.27 TYPICAL	
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 13

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE


- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For Chip Carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 16-pin packages 14 spaces.
 20-terminal packages 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



PAGE 14

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE- TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS



PAGE 15

ISSUE 2


FIGURE 3(b) - TRUTH TABLE AND TIMING DIAGRAM

TRUTH TABLE

CLOCK	ENABLE	RESET	ACTION
	Н	L	Increment Counter
L		L	Increment Counter
	Х	L	NC
Х		L	NC
	L	L	NC
Н		<u>L</u>	NC
Х	Х	Н	Q1 thru Q4 = L

NOTES 1. Logic Levels: L = Low Level, H = High Level, X = Don't Care, NC = No Change 2. ___ = Transition Low to High Level, ___ = Transition High to Low Level


TIMING DIAGRAM



PAGE 16

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC



NOTES 1. For one of two identical counters.

PAGE 17

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 18

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.R.T.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.



PAGE 19

ISSUE 2

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2 (c).



PAGE 20

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>920401301E</u>	<u>3</u>
		I
Detail Specification Number		l
Type Variant, as applicable		l
Testing Level (B or C, as appropriate) —		ļ

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at +22±3 °C. The parameter drift values (Delta) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

110	OLIA DA OTEDIOTIO	0)(1450)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	_	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 12	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	•	1.0	μА
13 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	1	-50	nA
19 to 24	Input Current High Level	ΙΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	-	50	nA
25 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V _{IN} (Reset) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	-	0.05	V
33 to 40	Output Voltage High Level	V _{ОН}	3006	4(f)	For Input Conditions see Table 4 (f) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	14.95	-	V



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
41 to 48	Output Drive Current N-Channel	l _{OL1}	•	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	0.51	•	mA
49 to 56	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (Reset) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	3.4	-	mA
57 to 64	Output Drive Current P-Channel	I _{OH1}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 4.6 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-0.51	•	mA
65 to 72	Output Drive Current P-Channel	I _{OH2}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-3.4	-	mA



PAGE 23

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		7						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.		0.1111202	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5 Vdc$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0 Vdc$ Note 5 (Pins D/F 3-4-5-6-11-12-	4.5	-	٧
/3	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{HL1}	-	4(a)	13-14) (Pins C 4-5-6-7-14-15-16-17)	•	0.5	v
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 3-4-5-6-11-12-	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-		(Pins D/P 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-	1.5	
75	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
76	ThresholdVoltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} =10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
77 to 82	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	-	-2.0	V
83 to 88	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = $30k\Omega$ (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	3.0	-	V



PAGE 24

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	OLIADA OTEDIOTIOS	CVMDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
89 to 94	Input Capacitance	C _{IN}	3012	4(m)	V _{IN} (Not under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 6 (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	•	7.5	pF
95 to 96	Propagation Delay (Clock to Output)	[†] PLH	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Clock) \; = \; Pulse \\ Generator \\ V_{IN} \; (Enable) \; = \; 5Vdc \\ V_{IN} \; (Reset) \; = \; 0Vdc \\ V_{IH} \; = \; 5Vdc, \; V_{IL} \; = \; 0Vdc \\ V_{DD} \; = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Notes \; 7 \; and \; 8 \\ \underline{Pins} \; D/F \qquad \qquad \underline{Pins} \; C \\ 1 \; to \; 3 \qquad \qquad 1 \; to \; 4 \\ 9 \; to \; 11 \qquad \qquad 11 \; to \; 14 \\ \end{array}$	-	510	ns
97 to 98	Propagation Delay (Clock to Output)	tPHL1	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Clock}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{Enable}) \; = \; 5 \text{Vdc} \\ V_{IN} \; (\text{Reset}) \; = \; 0 \text{Vdc} \\ V_{IH} \; = \; 5 \text{Vdc}, \; V_{IL} \; = \; 0 \text{Vdc} \\ V_{DD} \; = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Notes 7 and 8} \\ \underline{\text{Pins D/F}} \qquad \qquad \underline{\text{Pins C}} \\ 1 \; \text{to 3} & 1 \; \text{to 4} \\ 9 \; \text{to 11} & 11 \; \text{to 14} \\ \end{array}$	-	510	ns
99 to 100	Propagation Delay (Reset to Output)	tPHL2	3003	4(n)	$\begin{array}{lll} V_{\text{IN}} \text{ (Reset)} &=& \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \text{ (Remaining Inputs)} \\ &=& 5 \text{Vdc} \\ V_{\text{IH}} &=& 5 \text{Vdc}, \ V_{\text{IL}} &=& 0 \text{Vdc} \\ V_{\text{DD}} &=& 5 \text{Vdc}, \ V_{\text{SS}} &=& 0 \text{Vdc} \\ \text{Notes 7 and 8} \\ \underline{Pins D/F} & \underline{Pins C} \\ \hline 7 \text{ to 3} & 9 \text{ to 4} \\ 15 \text{ to 11} & 19 \text{ to 14} \\ \end{array}$	-	560	ns
101 to 102	Transition Time Low to High	tтьн	3004	4(n)	V _{IN} (Clock) = Pulse Generator V _{IN} (Enable) = 5Vdc V _{IN} (Reset) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 3-11) (Pins C 4-14)	-	200	ns



PAGE 25

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	`	LIM	UNIT	
NO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
103 to 104	Transition Time High to Low	t _{TH} ∟	3004	4(n)	V_{IN} (Clock) = Pulse Generator V_{IN} (Enable) = 5Vdc V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pins D/F 3-11) (Pins C 4-14)	-	200	ns
105 to 106	Maximum Clock Frequency	fcL	-	-	Clock = Pulse Generator V _{IN} (Enable) = 5Vdc V _{IN} (Reset) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 9 (Pins D/F 3-11) (Pins C 4-14)	1.5	-	MHz

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4 (a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4 (b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe 1 of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe 1 of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Test Table 4 (a) and measure propagation delay time at change.
- 9. A Pulse having the following conditions shall be applied to the Clock Input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum Clock Frequency (f_{CL}) requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



PAGE 26

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		0501	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	•	•	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	_	•	-
3 to 12	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
13 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)		-100	nA
19 to 24	Input Current High Level	ΊΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	-	100	nA
25 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Reset) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-	0.05	V
33 to 40	Output Voltage High Level	V _{ОН}	3006	4(f)	For Input Conditions see Table 4 (f) $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	14.95	-	V



PAGE 27

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	OLIA DA OTEDIOTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
41 to 48	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6- 11-12-13-14) (Pins C 4-5-6-7-14- 15-16-17)	0.36	ı	mA
49 to 56	Output Drive Current N-Channel	I _{OL2}	_	4(g)	V _{IN} (Reset) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	2.4	-	mA
57 to 64	Output Drive Current P-Channel	I _{OH1}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 4.6 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-0.36	-	mA
65 to 72	Output Drive Current P-Channel	I _{OH2}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-2.4	-	mA

PAGE 28

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	OLIA DA OTERIOTIO	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
70	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	<u>-</u>	4(-)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5	-	V
73	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	-	0.5	V
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(0)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5	13.5	-	
74	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	-	1.5	٧
75	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	٧
76	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO	OLIA DA OTEDIOTIO	OVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	1		-
3 to 12	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)		1.0	μА
13 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	•	-50	nA
19 to 24	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-15) (Pins C 1-2-9-11-12-19)	-	50	nA
25 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V _{IN} (Reset) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	-	0.05	V
33 to 40	Output Voltage High Level	V _{OH}	3006	4(f)	For Input Conditions see Table 4 (f) $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	14.95		V



PAGE 30

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
41 to 48	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	0.64	ı	mA
49 to 56	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V _{IN} (Reset) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-11-12- 13-14) (Pins C 4-5-6-7-14-15-16- 17)	4.2	1	mA
57 to 64	Output Drive Current P-Channel	I _{OH1}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-0.64	-	mA
65 to 72	Output Drive Current P-Channel	I _{OH2}	-	4(h)	For Input Conditions see Table 4 (f) $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	-4.2	-	mA



PAGE 31

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	1	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 3-4-5-6-11-12-	4.5	•	V
 	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-		13-14) (Pins C 4-5-6-7-14-15-16- 17)	-	0.5	
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-4-5-6-11-12-	13.5	•	V
/4	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}		+(a)	13-14) (Pins C 4-5-6-7-14-15-16- 17)	•	1.5	•
75	Threshold Voltage N-Channel	VTHN	-	4(i)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	٧
76	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	٧



PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PATTERN PIN NUMBERS											D.C.	SUPPLY			
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0	V_{DD}
2	0	1	0	0	0	0	1	0	1	0	. 0	0	0	1		
3	1	1	0	0	0	0	1	1	1	0	0	0	0	1		
4	0	1	0	0	0	0	0	0	1	0	0	0	0	0		
5	1	1	1	0	0	0	0	1	1	1	0	0	0	0		
6	0	1	1	0	0	0	0	0	1	1	0	0	0	0		
7	1	1	0	1	0	0	0	1	1	0	1	0	0	0		
8	0	1	0	1	0	0	0	0	1	0	1	0	0	0		
9	1	1	1	1	0	0	0	1	1	1	1	0	0	0		
10	0	1	1	1	0	0	0	0	1	1	1	0	0	0		
11	1	1	0	0	1	0	0	1	1	0	0	1	0	0		
12	0	1	0	0	1	0	0	0	1	0	0	1	0	0		
13	1	1	1	0	1	0	0	1	1	1	0	1	0	0		
14	0	1	1	0	1	0	0	0	1	1	0	1	0	0		Ì
15	1	1	0	1	1	0	0	1	1	0	1	1	0	0		
16	0	1	0	1	1	0	0	0	1	0	1	1	0	0		
17	1	1	1	1	1	0	0	1	1	1	1	1	0	0		
18	0	1	1	1	1	0	0	0	1	1	1	1	0	0		
19	1	1	0	0	0	1	0	1	1	0	0	0	1	0		
20	0	1	0	0	0	1	0	0	1	0	0	0	1	0		
21	1	1	1	0	0	1	0	1	1	1	0	0	1	0		
22	1	0	1	0	0	1	0	1	0	1	0	0	1	0	1	
23	0	0	1	0	0	1	0	0	0	1	0	0	1	0		
24	1	0	1	0	0	1	0	1	0	1	0	0	1	0		
25	1	1	1	0	0	1	0	1	1	1	0	0	1	0		
26	0	1	1	0	0	1	0	0	1	1	0	0	1	0		
27	1	1	0	0	0	0	0	1	1	0	0	0	0	0		
28	0	1	0	0	0	0	0	0	1	0	0	0	0	0		
29	0	0	1	0	0	0	0	0	0	1	0	0	0	0]	
30	0	1	1	0	0	0	0	0	1	1	0	0	0	0		
31	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
32	0	1	0	1	0	0	0	0	1	0	1	0	0	0		
33	0	0	1	1	0	0	0	0	0	1	1	0	0	0		*

PAGE 33

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN		PIN NUMBERS													D.C. SUPPLY		
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16	
34	0	1	1	1	0	1	0	0	1	1	1	0	1	0	0	V_{DD}	
35	0	0	0	0	1	0	0	0	0	0	0	1	0	0			
36	0	1	0	0	1	0	0	0	1	0	0	1	0	0			
37	0	0	1	0	1	0	0	0	0	1	0	1	0	0			
38	0	1	1	0	1	0	0	0	1	1	0	1	0	0			
39	0	0	0	1	1	0	0	0	0	0	1	1	0	0			
40	0	1	0	1	1	0	0	0	1	0	1	1	0	0			
41	0	0	1	1	1	0	0	0	Ò	1	1	1	0	0		ŀ	
42	0	1	1	1	1	0	0	0	1	1	1	1	0	0			
43	0	0	0	0	0	0	1	0	0	0	0	0	0	1			
44	0	1	0	0	0	0	0	0	1	0	0	0	0	0	!		
45	0	0	1	0	0	0	0	0	0	1	0	0	0	0			
46	0	1	1	0	0	0	0	0	1	1	0	0	0	0			
47	0	0	0	1	0	0	0	0	0	0	1	0	0	0]]		
48	0	1	0	1	0	0	0	0	1	0	1	0	0	0			
49	0	0	1	1	0	0	0	0	0	1	1	0	0	0			
50	0	1	1	1	0	0	0	0	1	1	1	0	0	0			
51	0	0	0	0	1	0	0	0	0	0	0	1	0	0			
52	0	1	0	0	1	0	0	0	1	0	0	1	0	0	 		
53	0	0	1	0	1	0	0	0	0	1	0	1	0	0			
54	0	1	1	0	1	0	0	0	1	1	0	1	0	0			
55	0	0	0	1	1	0	0	0	0	0	1	1	0	0		ļ	
56	0	1	0	1	1	0	0	0	1	0	1	1	0	0			
57	0	0	1	1	1	0	0	0	0	1	1	1	0	0			
58	0	1	1	1	1	0	0	0	1	1	1	1	0	0			
59	0	0	0	0	0	1	0	0	0	0	0	0	1	0			
60	0	1	0	0	0	1	0	0	1	0	0	0	1	0			
61	0	0	0	0	0	0	1	0	0	0	0	0	0	1			
62	1	1	0	0	0	0	1	1	1	0	0	0	0	1	₩	₩	

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN		PIN	NUI	MBE	RS	1	IDD	D.C. SUPPLY			
NO.	1	2	7	9	10	15	I _{DD} TEST	8	16		
1	1	0	1	1	0	1	¹ 1	0	V_{DD}		
2	1	1	1	1	1	1	2				
3	0	1	0	0	1	0					
4	1	1	0	1	1	0					
5	0	1	0	0	1	0					
6	1	1	0	1	1	0		ž			
7	0	1	0	0	1	0					
8	1	1	0	1	1	0					
9	0	1	0	0	1	0	3				
10	1	1	0	1	1	0					
11	0	1	0	0	1	0					
12	1	1	0	1	1	0					
13	0	1	0	0	1	0	4				
14	1	1	0	1	1	0		ļį			
15	0	1	0	0	1	0	5				
16	1	1	0	1	1	0	6				
17	0	1	0	0	1	0	7				
18	1	1	0	1	1	0	8				
19	0	1	0	0	1	0	9				
20	1	1	0	1	1	0					
21	0	1	0	0	1	0	10		¥		

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.




PAGE 35

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT CURRENT LOW LEVEL

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL



NOTES

1. Each output to be tested separately.

PAGE 36

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL




TABLE 4(f)

PATTERN	PIN NUMBERS				TEST	D.C. S	UPPLY		
NO.	1	2	7	9	10	15	PINS	8	16
1	1	1	1	1	1	1		0	V_{DD}
2	0	1	1	0	1	1			
3	0	1	0	0	1	0			
4	0	1	0	0	1	0			
5	1	1	0	1	1	0			
6	0	1	0	0	1	0			
7	1	1	0	1	1	0			
8	0	1	0	0	1	0			
9	1	1	0	1	1	0			
10	0	1	0	0	1	0			
11	1	1	0	1	1	0			1
12	0	1	0	0	1	0			
13	1	1	0	1	1	0	'		
14	0	1	0	0	1	0			
15	1	1	0	1	1	0			
16	0	1	0	0	1	0			
17	1	1	0	1	1	0			
18	0	1	0	0	1	0	Note 1	[
19	1	1	0	1	1	0			
20	0	1	0	0	1	0	Note 2	*	<u> </u>

NOTES

- 1. Test Pins 3, 4, 5, 11, 12, 13.
- 2. Test Pins 6, 14.




PAGE 37

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNE




PAGE 38

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (TO VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (TO VDD)



NOTES


1. Each input to be tested separately.

PAGE 39

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 100KHz to 1MHz.


PAGE 40

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME





NOTES 1. Pulse Generator - V_P = 0 to V_{DD} , t_f and $t_f \le 20 \text{ns}$, f = 500KHz.



PAGE 41 ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 12	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	+ 150	nA
41 to 48	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
57 to 64	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
75	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
76	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.

PAGE 42 ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	V _{OUT}	Open	Vdc
3	Inputs - (Pins D/F 1-2-7) (Pins C 1-2-9)	ViN	Ground	Vdc
4	Inputs - (Pins D/F 9-10-15) (Pins C 11-12-19)	V _{IN}	V _{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	V _{OUT}	Open	Vdc
3	Inputs - (Pins D/F 1-2-7) (Pins C 1-2-9)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 9-10-15) (Pins C 11-12-19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ to $47k\Omega$ maximum.



PAGE 43 ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-6-7-14-15-16-17)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-9) (Pins C 1-11)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 7-15) (Pins C 9-19)	V _{IN}	Ground	Vdc
5	Inputs - (Pins D/F 2-10) (Pins C 2-12)	V _{IN}	V_{GEN2}	Vac
6	Pulse Generator	$V_{\sf GEN}$	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	GEN1 f GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 44


ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS,N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 45

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 46

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 (c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 47

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 12	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
13 to 18	Input Current Low Level	կլ	As per Table 2	As per Table 2	-	-	-50	nA
19 to 24	Input Current High Level	ΊΗ	As per Table 2	As per Table 2	-	-	50	nA
25 to 32	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
33 to 40	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	•	٧
41 to 48	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
49 to 56	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
57 to 64	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
65 to 72	Output Drive Current P-Channel	ЮН2	As per Table 2	As per Table 2	±15 (1)	-	-	%

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 48

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO CHARACTERISTICS		SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
NO	NO CHARACTERISTICS		TEST METHOD	TEST CONDITIONS	(Δ)	MIN	MAX	
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}			-	4.5	-	
/3	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	V
75	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
76	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	_	-	V



PAGE 49

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.