

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DECADE COUNTER/DIVIDER,

BASED ON TYPE 4017B

ESCC Detail Specification No. 9204/020

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DECADE COUNTER/DIVIDER,

BASED ON TYPE 4017B

ESA/SCC Detail Specification No. 9204/020

elele

space components coordination group

		Approved by							
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy						
Issue 4	April 2001	San mitt	Arm						



ISSUE 4

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

	See	ESA/SCC Detail Specification No. 9204/020		PAGE ISSUE	3 4				
TABLE OF CONTENTS									
1.	GENERAL			<u> </u>	Page 5				
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Varia Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions				555555555555				
1.11	Input Protection Netwo				5				
2. 3.		<u>IENTS</u> S, ABBREVIATIONS, SYMBOLS AND L			17 17				
з. 4.	REQUIREMENTS	S, ABBREVIATIONS, STINDOLS AND C	<u>MI13</u>		17				
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.3\\ 4.5.4\\ 4.6\\ 4.6.1\\ 4.6.2\end{array}$	Electrical Measuremen	In In-process Controls Production Tests cation Tests ceptance Tests nts sh Number n ts ts ts at Room Temperature ts at High and Low Temperatures			17 17 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18				
4.6.3 4.7 4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Circuits for Electrical M Burn-in Tests Parameter Drift Values Conditions for H.T.R.E Electrical Circuits for H Environmental and Er Electrical Measuremer Electrical Measuremer Conditions for Operatin Electrical Circuits for O	Measurements and Burn-in I.T.R.B. and Burn-in idurance Tests its on Completion of Environmental Tests its at Intermediate Points during Endurance its on Completion of Endurance Tests ing Life Test			19 19 19 19 44 44 44 44 44 44 44				

SA/SCC Detail Specification	PAGE	4
No. 9204/020	ISSUE	4

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2`́	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and	45

6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTests.

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	46



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Decade Counter/Divider, having fully buffered outputs, based on Type 4017B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 <u>PHYSICAL DIMENSIONS</u> As Per Figure 2.

-

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1 (a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1 (b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l _{IN}	10	mA	-
4	D.C. Output Current	±l ₀	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	Т _{ор}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CPP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

1. Device is functional from +3V to +15V with reference to V_{SS}.

2. V_{DD} +0.5V should not exceed +18V.

3. The maximum output current of any single output.

4. The maximum power dissipation of any single output.

5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 2 - PHYSICAL DIMENSIONS






CV/MPOI	MILLIM	NOTES	
SYMBOL	MIN	MAX	NOTE5
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



NOTES: See Page 12.




4

6

5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



7.62

1.01

0.51

TYPICAL

TYPICAL

0.76 TYPICAL

e, e1

e2

f, g


h, h1

j, j1



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTES		
STIVIBUL	MIN	MAX	NUTES	
Α	2.10	2.71		
a1	3.00	3.70		
a2	0.63	1.14	2	
В	1.82	2.39		
b	0.40	0.50	3	
b1	0.20	0.30	3	
D	20.06	20.58		
E	7.36	7.87		
е	2.54 T	YPICAL	4	
e1	17.65	17.90		
e2	7.62	8.12		
F	7.29	7.70		
1	- 1	3.83		
к	10.90	12.10		
e	1.14	1.50		





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES			
STIVIDUL	MIN.	MAX.	NULES		
Α	6.75	7.06			
В	9.76	10.14			
С	1.49	1.95			
D	0.102	0.152	3		
E	8.76	9.01			
F	1.27 TY	1.27 TYPICAL			
G	0.38	0.48	3		
Н	0.60	0.90	3		
К	9.00 TYI	9.00 TYPICAL			
L	10	10.65			
М	0.33	0.43			
N	4.31 TY	4.31 TYPICAL			




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces
 - 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



FIGURE 3(a) - PIN ASSIGNMENT




FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20


FIGURE 3(b) - TRUTH TABLE

RESET	CLOCK	CLOCK INHIBIT	OPERATION
Н	Х	Х	$0_0 = \overline{0}_{5.9} = H; 0_1 \text{ to } 0_9 = L$
L	1	L	Counter advances
L	L	х	No change
L	х	н	No change
L	Н	1	No change
L	1	L	No change

NOTES 1. Logic Level Definition: L = Low Level, H = High Level, X = Don't Care, 2. J = Positive-going Transition, 1 = Negative-going Transition



TIMING DIAGRAM






FIGURE 3(c) - CIRCUIT SCHEMATIC






FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage P_{DSO} = Single Output Power Dissipation CKT = Circuit

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125 °C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920402001B</u>
Detail Specification Number	
Type Variant, as applicable]
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 3Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 13	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
14 to 16	Input Current Low Level	ι <u>ι</u>	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 13-14-15)}$ (Pins C 16-17-19)	-	-50	nA
17 to 19	Input Current High Level	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 13-14-15) (Pins C 16-17-19)	-	50	nA
20 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = \text{ Open}$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ $(Pins D/F 1-2-3-4-5-6-7-9-10-11-12)$ $(Pins C 1-2-4-5-6-7-9-11-12-14-15)$	-	0.05	V
31 to 41	Output Voltage High Level	Voh	3006	4(f)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = \text{ Open}$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	14.95	-	V

NOTES: See Page 25.



ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42 to 52	Output Drive Current N-Channel	I _{OL1}	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	0.51	-	mA
53 to 63	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	3.4	-	mA
64 to 74	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse Generator$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	-0.51	-	mA
75 to 85	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	-3.4	-	mA



ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		SYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	4.5	-	V
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	т (а)	(Fins D/F 1-2-3-4-3-0-7-3- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	-	0.5	V
87	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(2)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Fins D/F 1-2-3-4-3-6-7-3- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	1	1.5	
88	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Remaining Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
89	ThresholdVoltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Remaining Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
90 to 92	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	$\begin{split} &I_{IN} \text{ (Under Test)} = -100 \mu \text{A} \\ &V_{DD} = \text{ Open, } V_{SS} = 0 \text{Vdc} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 13-14-15}) \\ &(\text{Pins C 16-17-19}) \end{split}$	-	-2.0	V
93 to 95	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = $30k\Omega$ (Pins D/F 13-14-15) (Pins C 16-17-19)	3.0	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAU TENIS 105	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
96 to 98	Input Capacitance	C _{IN}	3012	4(m)	$V_{IN} \text{ (Not under Test)} = 0 \text{ Vdc}$ $V_{DD} = V_{SS} = 0 \text{Vdc}$ Note 6 (Pins D/F 13-14-15) (Pins C 16-17-19)	-	7.5	pF
99	Propagation Delay Low to High (Clock to Decoded Output)	ŧ₽LH1	3003	4(n)	$V_{IN} \text{ (Under Test)} = Pulse \\ Generator \\ V_{IN} \text{ (All Other Inputs)} \\ = 0Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 7 \\ \underline{Pins D/F} \\ 14 \text{ to } 2 \\ 17 \text{ to } 2 \\ \end{array}$	-	750	ns
100	Propagation Delay Low to High (Clock to Carry Output)	tplH2	3003	4(n)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	600	ns
101	Propagation Delay Low to High (Reset to Decoded Output)	tplh3	3003	4(n)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	~	750	ns
102	Propogation Delay Low to High (Reset to Carry Output)	t₽LH4	3003	4(n)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	600	ns
103	Propogation Delay High to Low (Clock to Decoded Output)	t₽HL1	3003	4(n)	$V_{IN} \text{ (Under Test)} = \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \frac{\text{Pins D/F}}{14 \text{ to 2}} \frac{\text{Pins C}}{17 \text{ to 2}} \\ \end{array}$	-	750	ns



ESA/SCC Detail Specification

No. 9204/020

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
104	Propagation Delay High to Low (Clock to Carry Output)	t₽HL2	3003	4(n)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	600	ns
105	Propagation Delay High to Low (Reset to Decoded Output)	t₽HL3	3003	4(n)	$V_{IN} \text{ (Under Test)} = \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \\ 15 \text{ to 4} \\ 19 \text{ to 5} \\ \end{array}$	-	750	ns
106	Transition Time Low to High (Carry Out or Decoded Out Lines)	ţтгн	3004	4(n)	Clock = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns
107	Transition Time High to Low (Carry Out or Decoded Out Lines)	tτн∟	3004	4(n)	Clock = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 2) (Pin C 2)	-	150	ns
108	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 (Pin D/F 14) (Pin C 17)	2.5	-	MHz



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4 (a).
 - $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test I_{DD} at the eleven conditions indicated in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the Clock Input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 13	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
14 to 16	Input Current Low Level	կլ	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 13-14-15)}$ (Pins C 16-17-19)	-	-100	nA
17 to 19	Input Current High Level	IJн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 13-14-15) (Pins C 16-17-19)	-	100	nA
20 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ $Clock = \text{Pulse Generator}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12})$ $(\text{Pins C 1-2-4-5-6-7-9-11-12-14-15})$	-	0.05	V
31 to 41	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ $Clock = \text{Pulse Generator}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	14.95	-	V





ESA/SCC Detail Specification

No. 9204/020

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42 to 52	Output Drive Current N-Channel	I _{OL1}	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ $Clock = \text{Pulse Generator}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $Note 4$ $(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12})$ $(\text{Pins C 1-2-4-5-6-7-9-11-12-14-15})$	0.36	-	MA
53 to 63	Output Drive Current N-Channe!	I _{OL2}	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ $Clock = \text{Pulse Generator}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	2.4	-	mA
64 to 74	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ $Note 4$ $(Pins D/F 1-2-3-4-5-6-7-9-10-11-12)$ $(Pins C 1-2-4-5-6-7-9-11-12-14-15)$	-0.36	-	mA
75 to 85	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	-2.4	-	mA



ESA/SCC Detail Specification

No. 9204/020

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	ΜΙΝ	МАХ	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4 (-)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	4.5	-	V
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4 (a)	(Fins D/F 1-2-3-4-3-0-7-3- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	-	0.5	v
87	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(2)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc,V _{SS} =0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 1-2-3-4-3-6-7-9- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	-	1.5	
88	Threshold Voltage N-Channel	V _{THN}	-	4 (i)	Reset Input at Ground Remaining Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
89	ThresholdVoltage P-Channel	V _{THP}	-	4 (j)	Reset Input at Ground Remaining Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 13	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μΑ
14 to 16	Input Current Low Level	ι _{ι.}	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 13-14-15)}$ (Pins C 16-17-19)	-	-50	nA
17 to 19	Input Current High Level	βH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 13-14-15) (Pins C 16-17-19)	-	50	nA
20 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = \text{ Open}$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	-	0.05	V
31 to 41	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = \text{ Open}$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	14.95	-	V

NOTES: See Page 25.



ESA/SCC Detail Specification

No. 9204/020

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.		STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
42 to 52	Output Drive Current N-Channel	lo∟1	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ C lock = Pulse Generator $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	0.64		mA
53 to 63	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (Reset and Inhibit)} = 0 \text{Vdc}$ C lock = Pulse Generator $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	4.2	-	mA
64 to 74	Output Drive Current P-Channel	Юнт	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ $Note 4$ $(Pins D/F 1-2-3-4-5-6-7-9-10-11-12)$ $(Pins C 1-2-4-5-6-7-9-11-12-14-15)$	-0.64	-	mA
75 to 85	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (Reset and Inhibit)} = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-10-11-12) (Pins C 1-2-4-5-6-7-9-11-12-14-15)	-4.2	-	mA



ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	4.5	-	V
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/P 1-2-3-4-3-6-7-3- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	-	0.5	v
87	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc,V _{SS} =0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 1-2-3-4-9-6-7-9- 10-11-12) (Pins C 1-2-4-5-6-7-9-11- 12-14-15)	-	1.5	
88	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Remaining Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
89	ThresholdVoltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Remaining Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS											D.C.	SUPPLY			
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	V _{DD}
2	0	0	1	0	0	0	0	0	0	0	1	0	0	0	1	1
3	0	1	0	0	0	0	0	0	0	0	1	0	1	0		
4	0	1	0	0	0	0	0	0	0	0	1	0	0	0		
5	0	0	0	_1	0	0	0	0	0	0	1	0	1	0		
6	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
7	0	0	0	0	0	0	1	0	0	0	1	0		0		
8	0	0	0	0	0	0	1	0	0	0	1	0	0	0		
	0	0	0	0	0	0	-0-	0	1	0	1	0	0	0		
<u> </u>	0	0	0	0	0	0	-0-	0	0	0		0	1	0		
12	+	0	0	_0	0	0	-0-	0	0	0	-0-	0	0	0		
12	0	0	1	0	0	0	<u> </u>	0	0	0	1	0	0	1		
13	0	0	1	0	0	0	0	0	0	0	1	0	0	0		
15	0	$-\frac{1}{1}$	0	- 0	0	- <u>0</u> -	- <u>ō</u> -	0	ŏ	ŏ	<u>1</u>	<u> </u>	1	0		
16	ŏ	1	0	-0	0	<u> </u>	ō	ō	ŏ	ŏ	<u> </u>	0	ō	0		
17	ŏ	1	0	<u> </u>	Ő	Ō	<u> </u>	ō	ŏ	Ō	1	1	ŏ	0		
18	Ō	Ť	0	Ő	ŏ	Ō	<u> </u>	ō	Ō	ō	1	Ť.	1	0		
19	Ō	1	0	<u> </u>	Ō	0	0	Ō	Ō	Ō	1	1	Ó	Ō		
20	Ō	1	0	<u> </u>	Ō	Ō	0	Ō	Ō	Ō	1	Ō	0	Ō		
21	Ō	0	Ō	1	Ō	0	0	0	0	Ō	1	0	1	0		
22	0	0	0	1	Ō	0	0	0	0	0	1	0	0	0		
23	0	0	0	0	0	0	1	0	0	0	1	0	1	0		
24	0	0	0	0	0	0	1	0	0	0	1	0	0	0		
25	0	0	0	0	0	0	0	0	1	0	1	0	1	0		
26	0	0	0	0	0	0	0	0	1	0	1	0	0	0		
27	1	0	0	0	0	0	0	0	0	0	0	0	1	0		
28	1	0	0	0	0	0	0	0	0	0	0	0	0	0		
29	0	0	0	0	1	0	0	0	0	0	0	0	1	0		
30	0	0	0	0	1	0	0	0	0	0	0	0	0	0		
31	0	0	0	0	0	_1	0	0	0	0	0	0	1	0		
32	0	0	0	0	0		0	0	0	0	0	0	0	0	1 1	
33	0	0	0	0	0	0	_0	1	0	0	0	0	1	0		
34	0	0		_0	0	0	0	1	0	0	0	0	0	0		
35	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1
36	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1
37	0	0	1	0	0	0	0	0	0	0	1		_1	0	1	
38	0	0	1	0	0	0	0	0		0	1	0	0	0	1	1
39	0	1	0	0	0	0		0	0		1	0	1	0	1	
40	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1	1
41	0	0	0	1	0	-0	0	0	0	0	1	0	1	0		
42	0	-0-	0	0	0	-0-	1	0	0	0	1	0	1		11	
43	0	0	0	0	- 0	-0-	1	0	0	0		0	-0	0	1	
44 45	0	0	0		-0	-0	0	0	1	0	1	_0	1	-0-	1	
45	0	-0-	-0-	0	-0	-0	-0-	0		0	-	-0-	-0-	-0	1	
47	1	<u> </u>	<u> </u>	-0-	-0-	-0-	<u> </u>	0	0	0	<u> </u>	0	1		1	
48	- o	<u> </u>	1	0	<u> </u>	<u> </u>	<u> </u>	0	<u> </u>	- Ŭ	1	0		- 1	ł¥	¥
	<u> </u>						_ <u>`</u> _		<u> </u>	<u> </u>	· ·				1	T

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	IDD TEST NO.	PIN NUMBERS														D.C.	SUPPLY
PATTERN NO.		INPUTS							8	16							
		13	14	15	3	2	4	7	10	1	5	6	9	11	12	0	V _{DD}
1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	1		
2	2	1	1	1	1	0	0	0	0	0	0	0	0	0	1		
3		1	1	0	1	0	0	0	0	0	0	0	0	0	1		
4	3	0	1	0	0	1	0	0	0	0	0	0	0	0	1		
5		1	1	0	0	1	0	0	0	0	0	0	0	0	1		
6	4	0	1	0	0	0	1	0	Ó	0	0	0	0	0	1		
7		1	1	0	0	0	1	0	0	0	0	0	0	0	1		
8		0	1	0	0	0	0	1	0	0	0	0	0	0	1		
9	5	1	1	0	0	0	0	1	0	0	0	0	0	0	1		
10		0	1	0	0	0	0	0	1	0	0	0	0	0	1		
11	6	1	1	0	0	0	0	0	1	0	0	0	0	0	1		
12		0	1	0	0	0	0	0	0	1	0	0	0	0	0		
13	7	0	0	0	0	0	0	0	0	1	0	0	0	0	0		
14	8	0	1	0	0	0	0	0	0	0	1	0	0	0	0		
15		0	0	0	0	0	0	0	0	0	1	0	0	0	0		
16	9	0	1	0	0	0	0	0	0	0	0	1	0	0	0		
17		0	0	0	0	0	0	0	0	0	0	1	0	0	0		
18	10	0	1	0	0	0	0	0	0	0	0	0	1	0	0		
19		0	0	0	0	0	0	0	0	0	0	0	1	0	0		
20	11	0	1	0	0	0	0	0	0	0	0	0	0	1	0	♥	¥

NOTES

Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

2.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT CURRENT LOW LEVEL

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL


V_{DD}

OUTPUTS

OPEN

VOH

1. Each input to be tested separately.



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD}, to clock until proper state is obtained.



CLOCK

INPUT

RESET

INHIBIT **INPUTS**

AND

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD}, to clock until proper state is obtained.


VSS




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT





NOTES

1. Each output to be tested separately.

2. Apply pulses 0Vdc to V_{DD} to clock until proper state is obtained.


FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

1. Each output to be tested separately.

proper state is obtained.

2. Apply pulses 0Vdc to V_{DD} to clock until

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL










FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES 1. Each input to be tested separately

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES 1. Each input to be tested separately



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100 KHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - Clock Input

- $V_P = 0$ to V_{DD} , t_r and $t_f \leq 20$ ns, f = 500KHz.
- 2. For measurement of Propagation Delay Time "Reset to Carry-out or Decoded-out lines", apply pulse generator to clock until required output is obtained and then apply V_{DD} to Reset.



tion

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 13	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
42 to 52	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
64 to 74	Output Drive Current P-Channel	Юн1	As per Table 2	As per Table 2	±15 (1)	%
88	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
89	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS		SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs -	(Pins D/F 1-2-4-5-6-7-9-10-11- 12) (Pins C 1-2-5-6-7-9-11-12-14- 15)	V _{OUT}	Open	Vdc
3	Output -	(Pin D/F 3) (Pin C 4)	Vout	Open	Vdc
4	Input - (Pin D/F 15) (Pin C 19)		V _{IN}	V _{DD}	Vdc
5	Inputs - (Pins D/F 13-14) (Pins C 16-17)		V _{IN}	Ground	Vdc
6	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	15	Vdc
7	Negative Supply Voltage (Pin D/F 8) (Pin C 10)		V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-4-5-6-7-9-10-11- 12) (Pins C 1-2-5-6-7-9-11-12-14- 15)	V _{OUT}	Open	Vdc
3	Output - (Pin D/F 3) (Pin C 4)	V _{OUT}	Open	Vdc
4	Input - (Pin D/F 15) (Pin C 19)	V _{IN}	Ground	Vdc
5	Inputs - (Pins D/F 13-14) (Pins C 16-17)	V _{IN}	V _{DD}	Vdc
6	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
7	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

<u>NOTES</u> 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.




TABLE 5(c)	CONDITIONS	FOR BUR	N-IN DYNAMI	С
	CONDITIONO	I OIL DOIL	IN THE PROPERTY AND	<u> </u>

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-10- 11-12) (Pins C 1-2-5-6-7-9-11-12-14)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 13-15) (Pins C 16-19)	V _{IN}	Ground	Vdc
4	Input - (Pin D/F 14) (Pin C 17)	V _{IN}	V _{GEN}	Vac
5	Pulse Generator	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	≥50K 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

<u>NOTES</u> 1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


FIGURE 5 (b) -ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



<u>NOTES</u> 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

					CHANGE			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	LIMITS			UNIT
			TEST METHOD		(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 13	Quiescent Current	סס	As per Table 2	As per Table 2	± 150	-	-	nA
14 to 16	Input Current Low Level	կլ	As per Table 2	As per Table 2	-	-	-50	nA
17 to 19	Input Current High Level	IН	As per Table 2	As per Table 2	-	-	50	nA
20 to 30	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	v
31 to 41	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
42 to 52	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
53 to 63	Output Drive Current N-Channel	IOL2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
64 to 74	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
75 to 85	Output Drive Current P-Channel	Юн2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	
88	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
89	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:		
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		