

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE DIVIDE-BY-N COUNTER, BASED ON TYPE 4018B

ESCC Detail Specification No. 9204/021

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 47

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE DIVIDE-BY-N COUNTER, BASED ON TYPE 4018B

ESA/SCC Detail Specification No. 9204/021



# space components coordination group

		Appro	ved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	April 2001	\$a_mit	From	



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**

DOCOMENTATION CHANGE NOTICE			
Rev. Rev. Letter Date	CHANGE Reference Item	Approved DCR No.	
	This Issue supersedes Issue 2 and incorporates all modifications def Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the for DCRs:-  Cover Page DCN Para. 1.3 : New sentence added Table 1(a) : Variants 10 and 11 added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Side elevation corrected : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location correcting in the drawing of the properties of the page added Notes to Figures : Title amended Figure 3(a) : Left-hand Title amended Figure 3(a) : SO package added to text Para. 4.3.2 : SO package added to text Para. 4.5.2 : SO package added to text Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 221565 221602 221565 221565	



PAGE 3

ISSUE 3

#### **TABLE OF CONTENTS**

1.	GENERAL	<u>Page</u> <b>5</b>
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General Lead Identification	18 18
4.5.2 4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.5.4	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	45
4.8.1	Electrical Measurements on Completion of Environmental Tests	45
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	45
4.8.3	Electrical Measurements on Completion of Endurance Tests	45
4.8.4	Conditions for Operating Life Test	45
4.8.5	Electrical Circuits for Operating Life Tests	45
4.8.6	Conditions for High Temperature Storage Test	45



PAGE 4

ISSUE 3

TABLI	ES_	<u>Page</u>
1(0)	Type Variants	6
1(a)	Maximum Ratings	6
1(b) 2	Electrical Measurements at Room Temperature, d.c. Parameters	20
2	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	40
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Conditions for Burn-in Dynamic	42
6	Electrical Measurements on Completion of Environmental Tests and	46
	at Intermediate Points and on Completion of EnduranceTesting	
FIGUE	RES CONTRACTOR CONTRAC	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Electrical Circuit for Burn-in Dynamic	44
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	47



PAGE 5

ISSUE 3

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Presettable Divide-By-N Counter, having fully buffered outputs, based on Type 4018B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As Per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	٧	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	•
4	D.C. Output Current	±I <sub>0</sub>	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CPP	$T_{sol}$	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS

#### FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	10
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7 <i>.</i> 62	8.12	
F	7.11	7.62	
1	-	3.70	
K	10.90	12.10	
l	1.27	TYPICAL	




PAGE 9

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIMENSIONS	MIN	MAX	NOTES
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRE\$		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
Ε	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	Į į
I	-	3.83	
К	10.90	12.10	
$\ell$	1.14	1.50	




PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	1.27 TYPICAL	
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	9.00 TYPICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



PAGE 12

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages

: 14 spaces

20 terminal packages

12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



PAGE 13

ISSUE 3


14

13

16

15

#### FIGURE 3(a) - PIN ASSIGNMENT



#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12

CHIP CARRIER PIN OUTS 1 2 4 5 6 7 9 10 11 12 14 15 16 17 19 20

#### FIGURE 3(b) - TRUTH TABLE (DIVIDE-BY-N MODE SELECTION)

DIVIDE BY	DATA INPUT
2	•
3 (1)	<u>Q</u> 1. <u>Q2</u>
4	Q2
5 (1)	Q2.Q3
6	Q3
7 (1)	<del>Q</del> 3. <del>Q4</del>
8	Q4
9 (1)	<del>Q</del> 4. <del>Q</del> 5
10	Q5


**NOTES** 1. An external AND gate is needed; counter skips all high states.



PAGE 14

ISSUE 3

#### **TIMING DIAGRAM**




NOTES 1. "Data" Input tied to \$\overline{Q5}\$ for Decade Counter Configuration



PAGE 15

ISSUE 3


#### FIGURE 3(c) - CIRCUIT SCHEMATIC




PAGE 16

ISSUE 3

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

P<sub>DSO</sub> = Single Output Power Dissipation

CKT = Circuit

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125 °C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 18

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat package and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920402101</u> B 
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	OF PROPERTIES	OTMIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J. 111
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	•	-
3 to 12	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μΑ
13 to 21	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19)	-	-50	nA
22 to 30	Input Current High Level	Ін	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19)	-	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> = (All J Inputs) = 0Vdc Data Input tied to Q5 V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-	0.05	V



PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

110	CUADA OTEDIOTIO	OVA ADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36 to 40	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> (All J Inputs) = <u>0</u> Vdc Data Input tied to Q5 V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	14.95	•	V
41 to 45	Output Drive Current N-Channel	lOL1	-	4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to Q5 $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	0.51	•	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>		4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to Q5 $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	3.4	-	mA
51 to 55	Output Drive Current P-Channel	l <sub>OH1</sub>		4(h)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to $\overline{Q5}$ $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-0.51	-	mA



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to Q5 $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-3.4		mA
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 4-5-6-11-13)	4.5	-	V
01	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins C 5-6-7-14-16)	-	0.5	V
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 4-5-6-11-13)	13.5	1	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	+(a)	(Pins C 5-6-7-14-16)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V

PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OUADAOTEDICTIOS	CYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
65 to 73	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100µA $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19	-	-2.0	٧
74 to 82	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(1)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30KΩ (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19	3.0	-	V



PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	OUAD AOTEDIOTION	0) (1 4 17 0)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	INUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
83 to 91	Input Capacitance	C <sub>IN</sub>	3012	4(m)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 1-2-3-7-9-10-12- 14-15) (Pins C 1-2-4-9-11-12-15- 17-19)	-	7.5	pF
92	Propagation Delay Low to High	<sup>t</sup> PLH	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ Remaining \; Inputs: \\ V_{IH} = 5 Vdc, \; V_{IL} = 0 Vdc \\ V_{DD} = 5 Vdc, \; V_{SS} \; = \; 0 Vdc \\ Note \; 7 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 14 \; to \; 11 \qquad 17 \; to \; 14 \\ \end{array}$	-	350	ns
93	Propagation Delay High to Low	tрнL	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator Remaining Inputs: $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F Pins C 14 to 11 Pins C 14	-	350	ns
94	Transition Time Low to High	t <sub>ТLН</sub>	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 11) (Pin C 14)	-	150	ns
95	Transition Time High to Low	t <sub>THL</sub>	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 11) (Pin C 14)	-	150	ns



PAGE 25 ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO CHARACTER	CHARACTERISTICS	SYMBOL M	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
96	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	Clock = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 7 and 8 (Pin D/F 14) (Pin C 17)	3.0	-	MHz

#### **NOTES**

- GO-NO-GO Test, each pattern of Test Table 4 (a).
   V<sub>OH</sub> ≥ V<sub>DD</sub> 0.5Vdc V<sub>OL</sub> ≤ 0.5Vdc
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the Clock Input:  $V_P = 0$ Vdc to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



PAGE 26

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 12	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
13 to 21	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19)	-	-100	nA
22 to 30	Input Current High Level	<b>Ч</b> Н	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-7-9-10-12- 14-15) (Pins C 1-2-4-9-11-12-15- 17-19)	-	100	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> = (All J Inputs) = 0Vdc Data Input tied to Q5 V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-	0.05	V



PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
36 to 40	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to $\overline{Q}5$ $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	14.95	•	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = 0Vdc Data Input tied to $\overline{Q5}$ $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	0.36	-	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = 0Vdc Data Input tied to $\overline{Q5}$ $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	2.4	-	mA
51 to 55	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = 0Vdc Data Input tied to $\overline{Q5}$ $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-0.36	-	mA



PAGE 28

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONTINUED)

NO	OLIA DA OTEDIOTIOS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> (All J Inputs) = 0Vdc Data Input tied to Q5 V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-2.4	•	mA
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(2)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 4-5-6-11-13)	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins C 5-6-7-14-16)	-	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(0)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 4-5-6-11-13)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	<u>-</u> !	4(a)	(Pins C 5-6-7-14-16)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 12	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μ <b>A</b>
13 to 21	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19)	-	-50	nA
22 to 30	Input Current High Level	<b>Ч</b> н	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-7-9-10-12-14-15) (Pins C 1-2-4-9-11-12-15-17-19)	-	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	<b>4(θ)</b>	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> = (All J Inputs) = 0Vdc Data Input tied to Q5 V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-	0.05	V



PAGE 30

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55( + 5-0) °C (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
36 to 40	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to $\overline{Q}5$ $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	14.95	-	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = $\underline{0}$ Vdc Data Input tied to $\underline{Q5}$ $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	0.64	-	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (Preset and Reset) = 0Vdc Clock = Pulse Generator $V_{IN}$ (All J Inputs) = 0Vdc Data Input tied to $\overline{Q5}$ $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	4.2	-	mA
51 to 55	Output Drive Current P-Channel	I <sub>ОН1</sub>	-	4(h)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> (All J Inputs) = <u>0</u> Vdc Data Input tied to <u>Q5</u> V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-0.64	-	mA



PAGE 31

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	V <sub>IN</sub> (Preset and Reset) = 0Vdc Clock = Pulse Generator V <sub>IN</sub> (All J Inputs) = 0Vdc Data Input tied to Q5 V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	-4.2	•	mA
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 4-5-6-11-13)	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	τ(α)	(Pins C 5-6-7-14-16)	_	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(0)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 4-5-6-11-13)	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	(Pins C 5-6-7-14-16)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Input at Ground Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 32

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN						PIN	NUN	/BEF	าร		<u></u>	<u> </u>			D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	1	0	0	1	1	1	0	0	0	1	0	1	0	1	0	$V_{DD}$
2	1	0	0	1	1	1	0	0	0	1	0	1	0	0		
3	1	0	0	1	0	1	0	0	0	1	0	1	1	0		
4 5	1	0	0	1	0	1	0	0 0	0	1	0 0	1 1	0 1	0		
5 6	1	0 0	0	0	0 0	1 1	0 0	0	0	1 1	0	1	0	0	1	1
7	1	0	0	0	0	Ö	0	0	0	1	0	1	1	0		
8	1	Ö	Ö	0	0	0	Ö	0	0	1	Ō	1	Ó	0		ŀ
9	1	Ö	0	0	Ō	0	0	0	0	0	0	1	1	0		
10	1	0	0	0	0	0	0	0	0	0	0	1	0	0		
11	1	0	0	0	0	0	0	0	0	0	0	0	1	0		}
12	1	0	0	0	0	0	0	0	0	0	0	0	0	0		
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Ì
14	0	0	0	0	1	0	0	0	0	0	0	0	1	0		
15	0	0	0	0	1	0	0	0	0	0	0	0	0	0		
16	0	0	0	1	1	0	0	0	0	0	0	0	1	0		
17	0	0	0	1	1	0	0	0	0	0	0	0	0	0		
18	0	0	0	1	1	1	0	0	0	0	0	0	1	0		
19	0	0	0	1	1	1	0	0	0	0	0	0	0	0		
20	0	0	0	1	1	1	0	0	0	1	0	0	1	0		
21 22	0	0	0	1	1	1	0 0	0 0	0	1 1	0	0 1	0 1	0	1	
23	0	0	0	1 1	1 1	1	0	0	0	1	0	1	0	0		
24	1	1	1	1	1	1	1	1	Ö	1	0	1	0	0	1	
25	1	1	1	Ö	0	0	1	1	1	0	0	1	0	0		
26	1	1	1	Ö	0	0	1	1	0	0	0	1	0	Ö		
27	1	0	0	0	0	0	0	0	0	0	0	0	1	0		
28	1	0	0	1	1	1	0	0	0	1	0	1	1	1		
29	1	0	0	1	1	1	0	0	0	1	0	1	0	1	1	
30	1	1	1	1	1	1	1	1	0	1	1	1	0	0		
31	1	1	1	0	0	0	1	1	1	0	1	0	0	0		
32	1	1	1	0	0	0	1	1	0	0	1	0	0	0	<b>    </b>	
33	1	0	0	1	1	1	0	0	0	1	0	1	0	1		
34	1	1	0	1	1	1	1	0	0	1	1	1	0	0		1
35	1	1	0	1	0	0	1	0	1	1	1	0	0	0		
36	1 1	1	0	1	0	0	1	0	0	1	1	0	0	0		
37	1	0	1	1	1	1	0	1	0	1	0	1	0	1	l l	[
38	1	0	1	1	1	1	0	1	0	1	0	1	0	0		
39 40	1	0	1	0	1	1	0	1	1	0	0	1	0	0		
40	1	0	1	0	1	1	0	1 0	0 0	0 1	0	1	0	0		
41	1	0	1	1	1	1	0	0	0	1	0	1	0	1		
42 43		0	1	1 0	1	1	0	0	1	1	0		0	0	1	/ \
43	1 1	U		U	1	1_					U	1	U	U		<u> </u>

NOTES: See Page 33.



PAGE 33

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN				D.C. SUPPLY												
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
44	1	0	1	0	1	1	0	0	0	1	0	1	0	0	0	$V_{DD}$
45	1	1	0	1	0	1	1	1	0	1	1	1	1	0		1
46	1	1	0	1	0	1	1	1	0	1	1	1	0	0		
47	0	1	0	1	0	1	1	1	0	1	1	1	0	0		
48	0	1	0	1	0	0	1	1	1	0	1	0	0	0		
49	0	1	0	1	0	0	1	1	0	0	1	0	0	0		
50	0	1	0	0	1	1	1	1	0	0	1	0	1	0		
51	0	1	0	0	1	1	1	1	0	0	1	0	0	0		
52	0	1	0	_ 1	_1	1	1	_1	0	1	1	0	1	0	₩_	<b>Y</b>

#### NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

						PII	N NU	MBE	RS						D.C. SUPPLY		
PATTERN NO.	, i			IN	IPUT	S				OU	ITPU	5.0.0	0, , _,				
	1	2	3	7	9	10	12	14(	3)15	4	5	6	11	13	8	16	
1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	V <sub>SS</sub>	$V_{DD}$	
2	0	1	0	1	0	1	1	0	0	1	0	0	1	0		Ī	
3	1	0	1	0	1	1	0	1	0	0	1	1	0	1	1 1	1 1	
4	1	0	1	0	1	0	0	1	0	0	1	1	0	1			
5	1	0	0	0	0	0	0	0	0	0	1	1	0	1			
6	1	0	0	0	0	0	0	1	0	1	0	1	1	0			
7	0	0	0	0	0	0	0	0	0	1	0	1	1	0			
8	0	0	0	0	0	0	0	1	0	0	1	1	1	1			
9	1	1	1	1	1	0	1	0	0	0	1	1	1	1	1 1	1	
10	1	1	1	1	1	0	1	1	0	1	0	1	1	1	<b>Y</b>		

#### <u>NOTES</u>

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3. Transitions between the Clock states (PIN 14) for tests 5 to 10 must be gradual over a period of 10ms for each transition, in order to test the hysteresis of the clock buffer.




PAGE 34

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

#### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

## FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 35

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

## FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**


1. Each output to be tested separately.


#### **NOTES**

1. Each output to be tested separately.

## FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

## FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 36

ISSUE 3


## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



#### **NOTES** 1. Each input to be tested separately

## FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



**NOTES** 1. Each input to be tested separately




PAGE 37

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(m) - INPUT CAPACITANCE




NOTES 1. Each input to be tested separately. 2. f = 100KHz to 1MHz

PAGE 38


ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(n) - PROPAGATION TRANSITION TIME



## PROPAGATION AND TRANSITION TIMES




PAGE 39

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## **SET-UP AND HOLD TIMES**



NOTES 1. Pulse Generator = Clock Input  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, f = 500KHz.



PAGE 40

ISSUE 3

## **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 12	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±150	nA
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	±15 (1)	%
51 to 55	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
63	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	±0.3	٧
64	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	٧

**NOTES** 1. Percentage of limit value if voltage is the measurement function.

PAGE 41

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL CONDITION		UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C	
2	Outputs - (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	V <sub>OUT</sub>	Open	-	
3	Inputs - (Pin D/F 1-3-9-10-14) (Pins C 1-4-11-12-17)	V <sub>IN</sub>	Ground	Vdc	
4	Inputs - (Pins D/F 2-7-12-15) (Pins C 2-9-15-19)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc	
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc	
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc	

**NOTES** 1. Input Load = Protection Resistor =  $2K\Omega$  minimum to  $47K\Omega$  maximum.

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C	
2	Outputs - (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	V <sub>OUT</sub>	Open	-	
3	Inputs - (Pin D/F 1-3-9-10-14) (Pins C 1-4-11-12-17)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc	
4	Inputs - (Pins D/F 2-7-12-15) (Pins C 2-9-15-19)	V <sub>IN</sub>	Ground	Vdc	
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc	
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc	

**NOTES** 1. Input Load = Protection Resistor =  $2K\Omega$  minimum to  $47K\Omega$  maximum.

PAGE 42

ISSUE 3

## TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-11-13) (Pins C 5-6-7-14-16)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 2-9-15) (Pins C 2-11-19)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 1-3-12) (Pins C 1-4-15)	V <sub>IN</sub>	$V_{DD}$	Vdc
5	Inputs - (Pins D/F 7-14) (Pins C 9-17)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
6	Input - (Pin D/F 10) (Pin C 12)	ViN	V <sub>GEN2</sub>	Vac
7	Pulse Voltage	$V_{\sf GEN}$	0V to V <sub>DD</sub>	Vac
8	Pulse Frequency Square Wave	f GEN1 GEN2	50K 50% duty cycle 25K 50% duty cycle	Hz
9	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
10	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc


**NOTES** 1. Input Load = Output Load =  $2K\Omega$  minimum to  $47K\Omega$  maximum.



PAGE 43


ISSUE 3

## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.


## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



PAGE 44

ISSUE 3

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 45

ISSUE 3

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

## 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

## 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = \pm 22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 46

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

				AFEETION OF ENDO				
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEST METHOD	METHOD		MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 12	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
13 to 21	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	<u>-</u>	<del>-</del>	-50	nA
22 to 30	Input Current High Level	liH	As per Table 2	As per Table 2	<b>-</b>	•	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	<u>-</u>	-	0.05	V
36 to 40	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	<b>-</b>	-	%
46 to 50	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51 to 55	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	-	0.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
64	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	-	-	V



PAGE 47

ISSUE 3

## APPENDIX 'A'

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4 Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be			
Para. 4.2.5 Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be a			