

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS RIPPLE-CARRY BINARY COUNTER/DIVIDER, BASED ON TYPE 4020B

ESCC Detail Specification No. 9204/022

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS RIPPLE-CARRY BINARY COUNTER/DIVIDER,

BASED ON TYPE 4020B

ESA/SCC Detail Specification No. 9204/022



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 4	April 2001	Sa_(milt	A grown



PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
		This Issue supersedes Issue 3 and incorporates all modifications defined Revisions 'A', 'B' and 'C' to Issue 3 and the changes agreed in the follow DCRs:-		
		Cover page DCN Para. 1.3 Table 1(a) : Variants 10 and 11 added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Side elevation corrected : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location correcte Figure 2(e) : New page added Notes to Figures : Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 221565 221602 221565 221565 221565 221565 221565 221565 221565 221602 221602	



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10 1.11	Handling Precautions Input Protection Network	5 5
	·	
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3 4.3.1	Mechanical Requirements Dimension Check	17 17
4.3.1	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	18 18
4.6.3 4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	43
4.8.1	Electrical Measurements on Completion of Environmental Tests	43
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	43
4.8.3	Electrical Measurements on Completion of Endurance Tests	43
4.8.4	Conditions for Operating Life Test	43
4.8.5	Electrical Circuits for Operating Life Tests	43
4.8.6	Conditions for High Temperature Storage Test	43



PAGE 4

ISSUE 4

TABLE	-0	<u>Page</u>
TABLE	<u>:S</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	38
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Conditions for Burn-in Dynamic	40
6	Electrical Measurements on Completion of Environmental Tests and	44
	at Intermediate Points and on Completion of EnduranceTesting.	
FIGUE	RES	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Electrical Circuit for Burn-in Dynamic	42
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	45



PAGE

ISSUE 4

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Ripple-Carry Binary Counter/Divider, having fully buffered outputs, based on Type 4020B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As Per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE

ISSUE 4

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± IN	10	mA	-
4	D.C. Output Current	± l _O	10	mA	Note 3
5	Device Dissipation	P_{D}	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- Device is functional from + 3V to + 15V with reference to V_{SS}.
 V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





CVMPOL	MILLIM	ETRES	NOTES
SYMBOL	MIN	MAX	NO1E2
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	~	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
	-	3.70	
K	10.90	12.10	
l	1.27	TYPICAL	




PAGE 9

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILINGIONS	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	

PAGE 11

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G _	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS

FIGURE 3(b) - TRUTH TABLE

INPUT (NOTE 1)		OUTPUT												
0	RESET	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11	Q12	Q13	Q14
X 1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
X 2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
хз	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
X 4	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	etc.														
DC	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

NOTES

- 1. State of counter advances one count on all negative transitions of each input pulse.
- 2. Q2 and Q3 are internal only.
- 3. Logic Level Definitions: 0 = Low Level, 1 = High Level, DC = Don't Care.

PAGE 14

ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC





FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 15

ISSUE 4

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125 °C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from QualificationTests</u> (Chart IV)

None.



PAGE 17

ISSUE 4

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 <u>Weight</u>

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 4

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920402201B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

		0)(1470)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	<u>.</u>	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
9 to 10	Input Current Low Level	Iπ	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Input: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	-	-50	nA
11 to 12	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Input: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	-	50	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	V _{IN} (Reset) = 0Vdc Clock = Pulse Generator V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V



PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 48	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	0.51	1	mA
49 to 60	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	3.4	-	mA
61 to 72	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V_{IN} (Reset) = 0Vdc Clock = Pulse Generator V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-0.51	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Reset) = 0Vdc Clock = Pulse Generator V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-3.4	-	mA
05	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5		V
85	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		(α)	(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	0.5	

PAGE 21

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(2)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	•	V
86	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	•	1.5	
87	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Other Input: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
89 to 90	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 10-11) (Pins C 12-14)	-	-2.0	V
91 to 92	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30KΩ (Pins D/F 10-11) (Pins C 12-14)	3.0		V



PAGE 22

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
93 to 94	Input Capacitance	C _{IN}	3012	4(m)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 6 (Pins D/F 10-11) (Pins C 12-14)	-	7.5	pF
95	Propagation Delay Low to High, Clock Input to Output Q1	tрLH	3003	4(n)	Clock = Pulse Generator V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 10 to 9 12 to 11	•	360	ns
96	Propagation Delay High to Low, Clock Input to Output Q1	[†] PHL1	3003	4(n)	Clock = Pulse Generator V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 10 to 9 12 to 11	-	360	ns
97	Propagation Delay High to Low, Reset to Output Q1	^t PHL2	3003	4(n)	Reset = Pulse Generator V_{IN} (Clock) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins \ D/F}{11 \ to \ 9} \qquad \frac{Pins \ C}{14 \ to \ 11}$	-	250	ns
98	Transition Time Low to High	t _{TLH}	3004	4(n)	Clock = Pulse Generator V _{IN} (Reset) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 9) (Pin C 11)	-	120	ns
99	Transition Time High to Low	t⊤HL	3004	4(n)	Clock = Pulse Generator V _{IN} (Reset) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 9) (Pin C 11)	-	120	ns
100	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V _{IN} (Reset) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 8 (Pin D/F 3) (Pin C 4)	3.5	-	MHz



PAGE 23

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

- 1. GÖ-NO-GO Test, each pattern of Test Table 4(a). $V_{OH} \ge V_{DD}$ 0.5Vdc $V_{OL} \le 0.5$ Vdc
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the Clock Input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum Clock Frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 24

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	j	-
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	ı	-
3 to 8	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
9 to 10	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Input: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	1	-100	nA
11 to 12	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Input: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	-	100	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-	0.05	V
25 to 36	Output Voltage High Level	V _{ОН}	3006	4(f)	V _{IN} (Reset) = 0Vdc Clock = Pulse Generator V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V



PAGE 25

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	OLIA DA OTEDIOTIO	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 48	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	0.36	,	mA
49 to 60	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	2.4	-	mA
61 to 72	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V _{IN} (Reset) = 0Vdc Clock = Pulse Generator V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-0.36	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Reset) = 0Vdc Clock = Pulse Generator V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-2.4	-	mA
0.5	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5	-	V
85	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		4(a)	(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	0.5	_

PAGE 26

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	_	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	-	V
86	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-		(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	1	1.5	
87	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Other Input: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 27

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO	OLIA DA OTEDIOTIOS	CVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	_	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
3 to 8	Quiescent Current	1 _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
9 to 10	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Input: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	-	-50	nA
11 to 12	Input Current High Level	Ін	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Input: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 10-11) (Pins C 12-14)	-	50	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	V _{IN} (Reset) = 0Vdc Clock = Pulse Generator V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V



PAGE 28

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LiM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 48	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	0.64	•	mA
49 to 60	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	4.2	-	mA
61 to 72	Output Drive Current P-Channel	ЮН1	-	4(h)	V_{IN} (Reset) = 0Vdc Clock = Pulse Generator V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-0.64	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Reset) = 0Vdc Clock = Pulse Generator V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-4.2	-	mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	_	4(a)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 5	4.5	-	V
85	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		4(a)	(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	0.5	

PAGE 29

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHANAC (ENISTICS	STVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	•	٧
86	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	, ,	(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	1.5	
87	Threshold Voltage N-Channel	V _{THN}	<u>-</u>	4(i)	Reset Input at Ground Other Input: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 30

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

					<u> </u>	-1(-/			MBERS						- D (UDDIX
PATTERN NO.		_		4	_					11	12	13	14	15			UPPLY
,,,,,	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	_	V _{DD}
1 2 3 4	0000	0000	0000	0000	0000	0000	0000	0000	Note 2 0 1 0 0	1 1 1 0	0000	0000	0000	0 0 0			
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	0000000000001111110000000111111100000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000001000000000000000000000000000000000	000010000000000000000000000000000000000	000000100000000000000000000000000000000	000100000000000000000000000000000000000	100000000000000000000000000000000000000	1 2 4 8 16 32 64 128 384 640 896 1152 1408 1664 1920 2176 2432 2688 2944 3200 3456 3712 3968 4224 4480 4736 4992 5248 5504 5760 6016 6272 6528 6784 7040 7296 7552 7808 8064 8320 8576 8832 9088	000000000000000000000000000000000000000	0000000101010101010101010101010101010101	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	00000001100011000110001100011	0000000001111000001111000001111100000			



PAGE 31

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN							PIN	NUN	/BERS						D.C. SUPPLY	
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
									Note 2						0	V_{DD}
48	0	0	1	0	0	0	0	0	9344	0	0	1	0	1	1	1
49	0	0	1	0	0	0	0	0	9600	0	1	1	0	1		
50	0	0	1	0	0	0	0	0	9856	0	0	1	1	1		
51	0	0	1	0	0	0	0	0	10112	0	1	1	1	1		1
52	1	0	1	0	0	0	0	0	10368	0	0	1	0	0		İ
53	1	0	1	0	0	0	0	0	10624	0	1	1 1	0	0	1	1
54	1	0	1	0	0	0	0	0	10880	0	0	1	1	0		
55	1	0	1	0	0	0	0	0	11136	0	1	1	1	0		l
56	1	0	1	0	0	0	0	0	11392	0	0	1	0	1		1
57	1	0	1	0	0	0	0	0	11648	0	1	1	0	1		
58	1	0	1	0	0	0	0	0	11904	0	0	1	1	1	1	1
59	1	0	1	0	0	0	0	0	12160	0	1	1	1	1		
60	0	1	1	0	0	0	0	0	12416	0	0	1	0	0	ll	l l
61	0	1	1	0	0	0	0	0	12672	0	1	1	0	0		
62	0	1	1	0	0	0	0	0	12928	0	0	1	1	0		
63	0	1	1	0	0	0	0	0	13184	0	1	1	1	0	l t	
64	0	1	1	0	0	0	0	0	13440	0	0	1	0	1	l 1	
65	0	1	1	0	0	0	0	0	13696	0	1	1	0	1	ll	l l
66	0	1	1	0	0	0	0	0	13952	0	0	1	1	1		
67	0	1	1	0	0	0	0	0	14208	0	1	1	1	1		
68	1	1	1	0	0	0	0	0	14464	0	0	1	0	0		
69	1	1	1	0	0	0	0	0	14720	0	1	1	1	0		
70	1	1	1	0	0	0	0	0	14976	0	0	1	1	0		
71	1	1	1	0	0	0	0	0	15232	0	1	1	1	0		
72	1	1	1	0	0	0	0	0	15488	0	0	1	0	1		
73	1	1	1	0	0	0	0	0	15744	0	1	1	0	1	 	
74	0	1	1	0	0	0	0	0	16000	0	0	1	1	1		
75	1	1	1	0	0	0	0	0	16256	0	1	1	1	1		
76	0	0	0	0_	0	0	0	0_	16512	0	0	1	0	0		<u> </u>

NOTES

- 1. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 2. From pattern 5 onwards, the figure indicated in the "Pin 10" column is the total number of clock pulses that must be applied to obtain the indicated output conditions.
- 3. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.



PAGE 32

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN		PIN NUMBERS									D.C. SUPPLY					
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
									Note 2						0	V_{DD}
1	0	0	0	0	0	0	0	0	0.	1	0	0	0	0	1 1	1
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	
3	0	1	0	0	1	1	0	1	5461	0	1	0	0	1		
4	1	0	1	1	0	0	1	0	10922	0	0	1	1	0		
5	1	1	1	1	1	1	1	1	16383	0	1	1	1	1		1
6	0	0	0	0	0	0	0	0	16384	0	0	0	0_	0		V

NOTES

- Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}.
 The figure indicated in the "Pin 10" column is the total number of clock pulses that must be applied to obtain the indicated output conditions.
- 3. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.



PAGE 33

ISSUE


OUTPUTS

OPEN

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

V_{DD} V_{DD}




V_{SS}

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE




NOTES

1. Each input to be tested separately.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.




PAGE 34

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


1. Each output to be tested separately.


NOTES

1. Each output to be tested separately.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 35

ISSUE 4


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES 1. Each input to be tested separately

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES 1. Each input to be tested separately




PAGE 36

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 37


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 20$ ns, f = 500kHz.



PAGE 38

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
37 to 48	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
61 to 72	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
87	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	٧
88	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 39

ISSUE 4

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 10-11) (Pins C 11-12)	V _{IN}	V_{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	T _{amb} + 125 (+ 0-5)		
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	V _{OUT}	Open	-	
3	Inputs - (Pins D/F 10-11) (Pins C 11-12)	V _{IN}	Ground	Vdc	
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc	
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc	

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

PAGE 40

ISSUE 4

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	V _{OUT}	V _{DD/2}	Vdc
3	Input - (Pin D/F 10) (Pin C 12)	V _{IN}	V _{GEN1}	Vac
4	Input - (Pin D/F 11) (Pin C 14)	V _{IN}	V_{GEN2}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave V _{GEN1}	f1	≥50k 50% Duty Cycle	Hz
7	Pulse Frequency Square Wave V _{GEN2}	f2	≥ <u>f1</u> 12 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES: 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 41


ISSUE 4

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 42

ISSUE 4

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 43

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 44

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

INTERMEDIATE FORTS AND ON COMIT ELFICIT OF ENDOTANCE TECTING									
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT	
IVO.	CHARACTERISTICS	OTWIDOL	TEST METHOD	TEOT CONDITIONS	(Δ)	MIN	MAX	O. U.	
1	Functional Test	-	As per Table 2	As per Table 2	-	•	-	-	
3 to 8	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	-	r	nA	
9 to 10	Input Current Low Level	կլ	As per Table 2	As per Table 2	<u>.</u>	-	-50	nA	
11 to 12	Input Current High Level	liH	As per Table 2	As per Table 2	<u>-</u>	-	50	nA	
13 to 24	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	•	0.05	٧	
25 to 36	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V	
37 to 48	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	_	-	%	
49 to 60	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%	
61 to 72	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%	
73 to 84	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%	
85	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5		
87	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3		-	V	
88	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V	

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 45

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.