

Page i

### INTEGRATED CIRCUITS, SILICON MONOLITHIC,

### **CMOS RIPPLE-CARRY BINARY**

### **COUNTER/DIVIDER**

### **BASED ON TYPE 4024B**

### ESCC Detail Specification No. 9204/024

# ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 43

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

### **CMOS RIPPLE-CARRY BINARY**

### COUNTER/DIVIDER

# **BASED ON TYPE 4024B**

ESA/SCC Detail Specification No. 9204/024

[] e

# space components coordination group


		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	July 2001	71 2000	A m	



### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 221602 221602 221602

	L CADA			PAGE	3
		ESA/SCC Detail Specification			•
		No. 9204/024		ISSUE	3
		TABLE OF CONTENTS	·····		
		TABLE OF CONTENTS		F	Page
1.	<u>GENERAL</u>			-	5
1.1	Scope				5
1.2 1.3	Component Type Varia	nts			5
1.3	Maximum Ratings Parameter Derating Info	rmation			5
1.5	Physical Dimensions	mation			5
1.6	Pin Assignment				5 5
1.7	Truth Table				5 5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input Protection Networ	k			5
2.	APPLICABLE DOCUM	ENTS			15
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		15
4.	REQUIREMENTS				15
4.1	General				
4.2	Deviations from Generic	Specification			15
4.2.1	Deviations from Special	In-process Controls			15
4.2.2	Deviations from Final Pr				15
4.2.3	Deviations from Burn-in				15
4.2.4	Deviations from Qualific				15
4.2.5 4.3	Deviations from Lot Acc Mechanical Requirement	eptance Tests			16
4.3.1	Dimension Check	115			16
4.3.2	Weight				16
4.4	Materials and Finishes				16 16
4.4.1	Case				16
4.4.2	Lead Material and Finish	1			16
4.5	Marking				16
4.5.1	General				16
4.5.2	Lead Identification				16
4.5.3 4.5.4	The SCC Component N	umber			17
4.5.4 4.6	Traceability Information Electrical Measurements				17
4.6.1	Electrical Measurements				17
4.6.2		s at High and Low Temperatures			17
4.6.3	Circuits for Electrical Me				17 17
4.7	Burn-in Tests				17
4.7.1	Parameter Drift Values				17
4.7.2	Conditions for H.T.R.B.				17
4.7.3	Electrical Circuits for H.				17
4.8	Environmental and End				41
4.8.1 4.8.2		s on Completion of Environmental Tests	<b>-</b> .		41
4.8.3	Flectrical Measurements	at Intermediate Points during Endurance	lests		41
4.8.4	Conditions for Operating	s on Completion of Endurance Tests		-	41
4.8.5	Electrical Circuits for Op				41
4.8.6	Conditions for High Tem				41 41
					41



### **TABLES**

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	26
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Burn-in Dynamic	38
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	42

### **FIGURES**

.

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	29
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Burn-in Dynamic	40
	<b>NDICES</b> (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	43

...



### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Ripple-Carry Binary Counter/Divider, having fully buffered outputs, based on Type 4024B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

### TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	v	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

- 1. Device is functional from + 3V to + 15V with reference to  $V_{SS}$ .
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 14-Pin




SYMBOL	MILLIM	NOTEO	
	MIN	MAX	NOTES
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIM	ETRES	NOTEO
OTWIDGE	MIN	MAX	NOTES
А	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
e <sub>1</sub>	15.11	15.37	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.75	
1	-	3.70	
K	10.90	12.10	



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





### NOTES: See Page 11.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN





SYMBOL	MILLIM	NOTES	
	MIN.	MIN. MAX.	
A	6.75	7.06	
В	9.76	10.14	
С	1.49 1.95		
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
H	0.60	0.90	3
ĸ	9.00 TY		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY		

NOTES: See Page 11.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.


	ES		Detail Spe . 9204/024					PAGE 12 ISSUE 3	
FIGURE 3(a) - PIN ASSIGNMENT									
DUAL-IN-LINE, SO AND FL	DUAL-IN-LINE, SO AND FLAT PACKAGES CHIP CARRIER PACKAGE								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							C C SS		
TOP VIEW						TOP VIEW	<u>!</u>		
FLAT PACKAGE, SO AND DUA	AL-IN-LINE		P CARRIE	R PIN AS	SSIGNM	1ENT			
FLAT PACKAGE, SO AND	,								
DUAL-IN-LINE PIN OUTS		34	56	78	9	10 11	12	13 14	
CHIP CARRIER PIN OUTS 2	2 4	56	79	10 12	2 14	15 16	17	19 20	
	<u>FI</u>	GURE 3(	<u>b) - TRUT</u>	H TABL	E				
INPUTS (NOTE 1) OUTPUTS				S			]		
Φ RE	SET	V <sub>01</sub>	V <sub>02</sub>	V <sub>03</sub>	V <sub>04</sub>	V <sub>05</sub>	V <sub>06</sub>	V <sub>07</sub>	
X1	L	Н	L	L	L	L	L	L	
X2	L	L	н	L	L	L	L	L	
	L	н	Н	L	L	L	L	L	
	L	L	L	Н	L	L	L	L	
	L	н	L	Н	L	L	L	L	
etc.									
DC	Η	L	L	L	L	L	L	L	

### **NOTES**


State of counter advances one count on the negative transition of each input pulse.
 Logic Level Definitions: L=Low Level, H=High Level, DC=Don't Care.




### FIGURE 3(c) - CIRCUIT SCHEMATIC




### FIGURE 3(d) - FUNCTIONAL DIAGRAM





### FIGURE 3(e) - INPUT PROTECTION NETWORK





### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage; P<sub>DSO</sub> = Single Output Power Dissipation; CKT = Circuit.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



### ISSUE 3

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



### 4.5.3 <u>The SCC Component Number</u>

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920402401B</u>
Detail Specification Number	
Type Variant, as applicable	

Testing Level (B or C, as appropriate) ----

### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 ELECTRICAL MEASUREMENTS

### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) °C and -55(+5-0) °C respectively.

### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN\_TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	· · · · · · · · · · · · · · · · · · ·	LIN	1ITS	
		UTWDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0V Notes 1 and 2						-
3 to 8	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$\label{eq:VIL} \begin{array}{l} V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \\ V_{DD} = 15Vdc, \ V_{SS} = 0Vdc \\ Note \ 3 \\ (Pin \ D/F \ 14) \\ (Pin \ C \ 20) \end{array}$	-	1.0	μА
9 to 10	Input Current Low Level	Ι <sub>ΙĽ</sub>	3009	4(c)	$      V_{IN} \text{ (Under Test) } = 0 \text{Vdc} \\        Remaining Input: \\        V_{IN} = 15 \text{Vdc} \\        V_{DD} = 15 \text{Vdc}, \  V_{SS} = 0 \text{Vdc} \\        (Pins D/F 1-2) \\        (Pins C 2-4) $	-	-50	nA
11 to 12	Input Current High Level	Remaining Input: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 1-2)			Remaining Input: V <sub>IN</sub> = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc	-	50	nA
13 to 19	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	$V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-	0.05	V
20 to 26	Output Voltage High Level			14.95	-	V		
27 to 33	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	$V_{IN} \text{ (All Inputs)} = 5Vdc \\ V_{OUT} = 0.4Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 3-4-5-6-9-11-12) \\ (Pins C 5-6-7-9-14-16-17) \\ \end{cases}$	0.51	-	mA



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		OTTIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
34 to 40	Output Drive Current N-Channel	I <sub>OL2</sub>	T	4(g)	$V_{IN} \text{ (All inputs)} = 15Vdc \\ V_{OUT} = 1.5Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 3-4-5-6-9-11-12) \\ (Pins C 5-6-7-9-14-16-17) \\ (Pins C 5-7-16-17) \\ (Pins C 5-7-17) \\ (Pins C 5-7-$	3.4	-	mA
41 to 47	Output Drive Current P-Channel	tput Drive Current I <sub>OH1</sub> - 4(h) V <sub>IN</sub> (Reset) = 0Vdc						mA
48 to 54	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-3.4	-	mA
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			4.5	- 0.5	v	
56	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub> V <sub>IH2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ A(a) Note 5 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)		- 1.5	V
57	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>SS</sub> = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V
59 to 60	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100µA $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2) (Pins C 2-4)	-	-2.0	V
61 to 62	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$I_{IN}$ (Under Test) = 6Vdc V <sub>SS</sub> = Open, R = 30kΩ (Pins D/F 1-2) (Pins C 2-4)	3.0	-	V

NOTES: See Page 22.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
63 to 64	Input Capacitance	C <sub>IN</sub>	3012	4(m)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 1-2) (Pins C 2-4)	-	7.5	рF
65	Propagation Delay Low to High, Clock Input to Output V <sub>01</sub>	elay t <sub>PLH</sub> 3003 4(n) Clock = Pulse Generator Clock V <sub>IN</sub> (Reset) = 0Vdc						ns
66	Propagation Delay High to Low, Clock Input to Output V01 $t_{PHL}$ 30034(n)Clock = Pulse Generator VIN (Reset) = 0Vdc VDD = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F 1 to 12Pins C 2 to 17						310	ns
67	Transition Time Low to High	tτιΗ	3004	4(n)	Clock = Pulse Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 12) (Pin C 17)	-	150	ns
68	Transition Time High to Low $t_{THL}$ 30044(n)Clock = Pulse Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 12) (Pin C 17)		-	150	ns			
69	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	Clock = Pulse Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 (Pin D/F 1) (Pin C 2)	3.5	-	MHz

NOTES: See Page 22.



### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 V dc$   $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and  $V_{SS}$ , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the clock input: V<sub>P</sub> = 0Vdc to V<sub>DD</sub> Vdc. Maximum clock frequency f<sub>(CL)</sub> requirement is considered met if proper output stage changes occur with the pulse repetition rate set to that given in the "Limits" column.



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	4(a) Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2		-	-
3 to 8	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	30	μА
9 to 10	Input Current Low Level	Ι <sub>ΙL</sub>	3009	4(c)	$      V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\       Remaining Input: \\       V_{IN} = 15 \text{Vdc} \\       V_{DD} = 15 \text{Vdc},  V_{SS} = 0 \text{Vdc} \\        (Pins D/F 1-2) \\        (Pins C 2-4) $	-	-100	nA
11 to 12	Input Current High Level	Remaining Input: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2)		V <sub>IN</sub> = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc	-	100	nA	
13 to 19	Output Voltage Low V <sub>OL</sub> 3007 4(e) V <sub>IN</sub> (All Input Voltage Low V <sub>OL</sub> = Ope V <sub>DD</sub> = 15Vde (Pins D/F 3-		$V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-	0.05	V		
20 to 26	Output Voltage High Level $V_{OH}$ $3006$ $4(f)$ $V_{IN}$ (Reset) = 0Vdc Clock = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)		14.95	-	V			
27 to 33	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (All Inputs) = 5Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	0.36	-	mA



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
		OTTIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
34 to 40	Output Drive Current N-Channel	N-Channel V( V( V( V( V( V( (P					-	mA
41 to 47	Output Drive Current P-Channel	rent $I_{OH1}$ -       4(h) $V_{IN}$ (Reset) = 0Vdc         Clock = Pulse Generator $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4       (Pins D/F 3-4-5-6-9-11-12)       (Pins C 5-6-7-9-14-16-17)					-	mA
48 to 54	Output Drive Current P-Channel	I <sub>OH2</sub>	-	-2.4	-	mA		
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub> - V <sub>IH1</sub>		4(a)	$V_{IL} = 1.5 Vdc$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0 Vdc$ Note 5 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	4.5	- 0.5	v
56	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub> V <sub>IH2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-	- 1.5	v
57	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
58	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>SS</sub> = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V

NOTES: See Page 22.



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0 Notes 1 and 2						-
3 to 8	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$\label{eq:VIL} \begin{array}{l} V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \\ V_{DD} = 15Vdc, \ V_{SS} = 0Vdc \\ Note \ 3 \\ (Pin \ D/F \ 14) \\ (Pin \ C \ 20) \end{array}$	-	1.0	μА
9 to 10	Input Current Low Level	Ι <sub>ΙL</sub>	3009	4(c)	$      V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\        Remaining Input: \\        V_{IN} = 15 \text{Vdc} \\        V_{DD} = 15 \text{Vdc}, \       V_{SS} = 0 \text{Vdc} \\        (Pins D/F 1-2) \\        (Pins C 2-4) $	-	-50	nA
11 to 12	Input Current High Level				-	50	nA	
13 to 19	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	$V_{IN} \text{ (All Inputs)} = 15 \text{Vdc} \\ V_{OUT} = \text{Open} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 3-4-5-6-9-11-12)} \\ \text{(Pins C 5-6-7-9-14-16-17)} \\ \end{array}$	-	0.05	V
20 to 26	Output Voltage High Level	V <sub>OH</sub>	3006	4(f) $V_{IN}$ (Reset) = 0Vdc Clock = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)		14.95	-	V
27 to 33	N-Channel		-	4(g)	$V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)$	0.64	-	mA

NOTES: See Page 22.



ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
34 to 40	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	$V_{IN} \text{ (All Inputs)} = 15Vdc \\ V_{OUT} = 1.5Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 3-4-5-6-9-11-12) \\ (Pins C 5-6-7-9-14-16-17) \\ \end{array}$	4.2	-	mA
41 to 47	Output Drive Current P-Channel	put Drive Current $I_{OH1}$ - 4(h) $V_{IN}$ (Reset) = 0Vdc						mA
48 to 54	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-4.2	-	mA
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High	V <sub>IL1</sub> VIH1	-	4(a)	$V_{IL} = 1.5 Vdc$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc$ , $V_{SS} = 0 Vdc$ Note 5 (First D/F 0.4.5.0.0.11.10)	4.5	-	v
	Level (Noise Immunity) (Functional Test)	VIH1			(Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-	0.5	
56	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	-	1.5	
57	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	$\Phi$ Input at Ground Other Input: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>SS</sub> = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.5	V

NOTES: See Page 22.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	I NU	MBE	RS					NO. OF CLOCK	D.C	. SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	PULSES APPLIED (PIN 1)	7	14
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	V <sub>DD</sub>
2	1	1	0	0	0	0	0	0	0	0	0	0	0		۵۵• ا
3	0	1	0	0	0	0	0	0	0	0	0	0	0		
4	0	0	0	0	0	0	0	0	0	0	0	0	0		
5	0	0	1	1	1	1	0	1	0	1	1	0	127		
6	0	1	0	0	0	0	0	0	0	0	0	0	0		
7	0	0	0	0	0	0	0	0	0	0	0	0	0		
8	1	0	0	0	0	0	0	0	0	0	0	0	0		
9	0	0	0	0	0	0	0	0	0	0	1	0	0		
10	1	0	0	0	0	0	0	0	0	0	1	0	0		
11	0	0	0	0	0	0	0	0	0	1	0	0	0		
12	0	0	0	0	0	0	0	1	0	0	0	0	2		
13	0	0	0	0	0	1	0	0	0	0	0	0	4		
14	0	0	0	0	1	0	0	0	0	0	0	0	8		
15	0	0	0	1	0	0	0	0	0	0	0	0	16		
16	0	0	1	0	0	0	0	0	0	0	0	0	32		
17	0	0	0	0	0	0	0	0	0	0	0	0	64		
18	0	0	1	1	1	1	0	1	0	1	1	0	127		
19	1	0	1	1	1	1	0	1	0	1	1	0	0		
20	1	1	0	0	0	0	0	0	0	0	0	0	0		
21	0	1	0	0	0	0	0	0	0	0	0	0	0		
22	0	0	0	0	0	0	0	0	0	0	0	0	0		
23	0	0	0	1	0	1	0	0	0	1	0	0	42		
24	0	1	0	0	0	0	0	0	0	0	0	0	0		
25	0	0	0	0	0	0	0	0	0	0.	0	0	0		
26	0	0	1	0	1	0	0	1	0	0	1	0	85		
27	0	1	0	0	0	0	0	0	0	0	0	0	0	¥	↓ I


- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .



### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

		PIN NU				
PATTERN NO.	INP	UTS	OUT	PUTS	D.C. S	UPPLY
	1	2	12	11	7	14
1	0	1	0	0	V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	0	0		1
3	1	0	0	0		
4	0	0	1	0		
5	1	0	1	0		
6	0	0	0	1	↓	$\downarrow$

- Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
   Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

VIH

Чн --

NOTES


### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT

VDD

OUTPUTS


OPEN



#### **NOTES**

1. Each input to be tested separately.


### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE

۱<sub>Vss</sub>


1. Each input to be tested separately.



### NOTES


1. Each output to be tested separately.


- 1. Each output to be tested separately.
- 2. Apply pulses 0V to  $V_{DD}$  to clock until required output is obtained.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT





### <u>NOTES</u>

1. Each output to be tested separately.


#### **NOTES**

1. Each output to be tested separately.

2. Apply pulses 0V to V<sub>DD</sub> to Clock until required output is obtained.

### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

### FIGURE 4(i) - THRESHOLD VOLTAGE P-CHANNEL




### FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



### <u>NOTES</u>

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




### **NOTES**

1. Each input to be tested separately.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(m) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.




## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



### NOTES

1. Pulse Generator V<sub>P</sub> = 0 to V<sub>DD</sub>,  $t_r$  and  $t_f \leq 15$ ns, f = 500kHz.



### TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
27 to 33	Output Drive Current N-Channel	I <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
41 to 47	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
57	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
58	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

### **NOTES**

1. Percentage of limit value if voltage is the measurement function.



## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2) (Pins C 2-4)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

**1.** Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2) (Pins C 2-4)	V <sub>IN</sub>	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

### **NOTES**

**1.** Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




PAGE 38

### TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-9-11-12) (Pins C 5-6-7-9-14-16-17)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Input - (Pin D/F 1) (Pin C 2)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Input - (Pin D/F 2) (Pin C 4)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
5	Pulse Generator	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave V <sub>GEN1</sub>	f1	≥50K 50% duty cycle	Hz
7	Pulse Frequency Square Wave V <sub>GEN2</sub>	f2	≥ <u>f1</u> 10 50% duty cycle	Hz
8	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub> 15		Vdc
9	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

### <u>NOTES</u>

1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 <u>Conditions for Operating Life Test</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE			
NQ.	UNANAU TERISTICS	STIVIBUL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 8	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
9 to 10	Input Current Low Level	ΙIL	As per Table 2	As per Table 2	-	-	-50	nA
11 to 12	Input Current High Level	liΗ	As per Table 2	As per Table 2	-	-	50	nA
13 to 19	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
20 to 26	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
27 to 33	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
34 to 40	Output Drive Current N-Channel	I <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
41 to 47	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
48 to 54	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
55	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High	V <sub>IL1</sub> V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	- 0.5	v
	Level (Noise Immunity) (Functional Test)							
57	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	V
58	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



### APPENDIX 'A'

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		