

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE UP/DOWN COUNTER, BINARY OR BCD DECADE, BASED ON TYPE 4029B ESCC Detail Specification No. 9204/025

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 49

## INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE UP/DOWN COUNTER, BINARY OR BCD DECADE, BASED ON TYPE 4029B

ESA/SCC Detail Specification No. 9204/025



## space components coordination group

		Appro	oved by
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa (mill	Agon



PAGE 2

ISSUE 3

#### **DOCUMENTATION CHANGE NOTICE**

This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:-  Cover page DCN Para. 1.3 : New sentence added 221602 Table 1(a) : Variants 10 and 11 added 221602 Table 1(b) : No. 8, Maximum temperature amended 221602 Figure 2(a) : Side elevation corrected 221565 Figure 2(c) : In the drawing, Pin No. 20 location corrected 221565 Figure 2(e) : New page added 221565 Figure 2(e) : New page added 221565 Figure 3(a) : Left-hand Title amended 221565 Figure 3(a) : Left-hand Title amended 221566 Para. 4.3.2 : SO package added to the text 221565 Para. 4.4.2 : SO package added to the text 221566 Para. 4.5.2 : SO package added to the text 221566 Para. 4.8.6 : Last sentence deleted, new text added 221602 Appendix 'A' : Appendix added



PAGE 3

ISSUE 3

#### **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	
1.4	Parameter Derating Information	5 5 5 5 5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	47
4.8.1	Electrical Measurements on Completion of Environmental Tests	47
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	47
4.8.3	Electrical Measurements on Completion of Endurance Tests	47
4.8.4	Conditions for Operating Life Test	47
4.8.5	Electrical Circuits for Operating Life Tests	47
4.8.6	Conditions for High Temperature Storage Test	47



PAGE 4

ISSUE 3

TABLES	3	<u>Page</u>
	_	e
1(a)	Type Variants	6 6
1(b) 2	Maximum Ratings Electrical Measurements at Room Temperature, d.c. Parameters	20
2	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	42
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Conditions for Burn-in Dynamic	44
6	Electrical Measurements on Completion of Environmental Tests and	48
	at Intermediate Points and on Completion of EnduranceTesting.	
FIGURI	<u>ES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	15
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	33
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Burn-in Dynamic	46
	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	49



PAGE 5

ISSUE 3

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Presettable Up/Down Counter, Binary or BCD Decade, having fully buffered outputs, based on Type 4029B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	. <b>G2</b>
11	SO CERAMIC	2(e)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to + 18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± IN	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	$P_{D}$	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE :

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS

#### FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	





PAGE 8

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.62	
ļ (	_	3.70	ļ
K	10.90	12.10	
e	1.27	Typical	




PAGE 9

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIADIOIAO	MIN	MAX	140120
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
e	1.14	1.50	




PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL MILLIMETRES		NOTES	
STIVIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TYPICAL		4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE, SO AND FLAT PACKAGES**

#### **CHIP CARRIER PACKAGE**



(TOP VIEW)

(TOP VIEW)

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 



PAGE 14

ISSUE 3

#### FIGURE 3(b) - TRUTH TABLE

OI OOK		INPUTS	OUTPUTS $(\overline{Q})$			
CLOCK	CARRY IN	PRESET ENABLE	JAM INPUTS	Q	CARRY OUT	
Х	Х	L	L	L	Н	
1	L	н	×	ā	Q	
×	х	L	Н	Н	L	
1	н	Н	×	Q	Q NC	
	х	н	×	Q	Q NC	

CONTROL INPUT	LOGIC LEVEL	ACTION
BIN/DEC (B/D)	H L	Binary Count Decade Count
UP/DOWN (U/D)	H	Up Count Down Count
PRESET ENABLE (PE)	H L	Jam In No Jam
CARRY IN (CI)	Н	No counter advance at Pos. Clock Transition
(CLOCK ENABLE)	L	Advance counter at Pos. Clock Transition

#### NOTES


- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.
- 2.  $\int$  = Positive-going transition,  $\int$  = Negative-going transition.



PAGE 15

ISSUE 3


#### FIGURE 3(c) - CIRCUIT SCHEMATIC




PAGE 16

ISSUE 3

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> - Input Clamp Voltage.

 $\mathsf{P}_{\mathsf{DSO}}$  - Single Output Power Dissipation.

CKT - Circuit.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 18

ISSUE :

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 <u>Weight</u>

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920402501B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	CHARACTERISTICS	EVMDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 9	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
10 to 18	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	-50	nA
19 to 27	Input Current High Level	ίн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	50	nA
28 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	V <sub>IN</sub> (PE and B/D Inputs) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	0.05	V



PAGE 21

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

10	CHADACTERISTICS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33 to 37	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	V <sub>IN</sub> (Jam Inputs) = 15Vdc V <sub>IN</sub> (Preset Enable) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	14.95	-	V
38 to 42	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	V <sub>IN</sub> (PE and B/D Inputs) = 5Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = 0.4Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	0.51	-	mA
43 to 47	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (PE and B/D Inputs) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	3.4		mA
48 to 52	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	V <sub>IN</sub> (Jam Inputs) = 5Vdc V <sub>IN</sub> (Preset Enable) = 5Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-0.51	-	mA
53 to 57	Output Drive Current P-Channel	I <sub>OH2</sub>		4(h)	$V_{IN}$ (Jam Inputs) = 15Vdc $V_{IN}$ (Preset Enable) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-3.4	-	mA

PAGE 22

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			<del></del>					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
58	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6	4.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)		0.5	
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 6	13.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	:		(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	1.5	
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
62 to 70	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	-2.0	V
71 to 79	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30kΩ (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	3.0	-	V



PAGE 23

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	OLIADAOTEDIOTIOS	CVAROL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
80 to 88	Input Capacitance	C <sub>IN</sub>	3012	4(m)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 7 (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	7.5	pF
89	Propagation Delay Low to High (Clock to Q)	tPLH1	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 8 and 9 $\underline{Pins\ D/F}$ $\underline{Pins\ C}$ 15 to 6 19 to 7	-	500	ns
90	Propagation Delay Low to High (Preset Enable to Q)	tPLH2	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 8 and 9 $\frac{Pins\ D/F}{1\ to\ 6}$ $\frac{Pins\ C}{1\ to\ 7}$	-	470	ns
91	Propagation Delay Low to High (Carry Input to Carry Output)	t <sub>PLH3</sub>	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; & \text{Pulse} \\ \text{Generator} \\ V_{IH} = \; & \text{5Vdc}, \; V_{IL} = \; & \text{0Vdc} \\ V_{DD} = \; & \text{5Vdc}, \; V_{SS} = \; & \text{0Vdc} \\ \text{Note 8 and 9} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ \text{5 to 7} & \text{6 to 9} \\ \end{array}$	-	340	ns
92	Propagation Delay Low to High (Clock to Carry Output)	t <sub>PLH4</sub>	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 8 and 9 $\underline{Pins\ D/F}$ $\underline{Pins\ C}$ 15 to 7 19 to 9	-	560	ns
93	Propagation Delay Low to High (Preset Enable to Carry Output)	t <sub>PLH5</sub>	3003	4(n)	$\begin{array}{c} V_{IN} \; (Under \; Test) \; = Pulse \\ Generator \\ V_{IH} = 5 Vdc, \; V_{IL} = 0 Vdc \\ V_{DD} = 5 Vdc, \; V_{SS} = 0 Vdc \\ Note \; 8 \; and \; 9 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 1 \; to \; 7 \qquad 1 \; to \; 9 \end{array}$	-	640	ns



PAGE 24

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
94	Propagation Delay High to Low (Clock to Q)	t <sub>PHL1</sub>	3003	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 8 and 9 Pins D/F Pins C 15 to 6 19 to 7	-	500	ns
95	Propagation Delay High to Low (Preset Enable to Q)	tpHL2	3003	4(n)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IH} = \; 5 \text{Vdc}, \; V_{IL} = \; 0 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} = \; 0 \text{Vdc} \\ \text{Note 8 and 9} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 1 \; \text{to 6} \qquad 1 \; \text{to 7} \\ \end{array}$	-	470	ns
96	Propagation Delay High to Low (Carry Input to Carry Output)	₹РН∟З	3003	4(n)	$\begin{array}{lll} V_{\text{IN}} \; (\text{Under Test}) \; = & \text{Pulse} \\ \text{Generator} \\ V_{\text{IH}} = & \text{5Vdc}, \; V_{\text{IL}} = & \text{0Vdc} \\ V_{\text{DD}} = & \text{5Vdc}, \; V_{\text{SS}} = & \text{0Vdc} \\ \text{Note 8 and 9} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ \hline \text{5 to 7} & \text{6 to 9} \\ \end{array}$	-	340	ns
97	Propagation Delay High to Low (Clock to Carry Output)	t <sub>PHL4</sub>	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; & \text{Pulse} \\ \text{Generator} \\ V_{IH} = \; & \text{5Vdc}, \; V_{IL} = \; & \text{0Vdc} \\ V_{DD} = \; & \text{5Vdc}, \; & \text{V}_{SS} = \; & \text{0Vdc} \\ \text{Note 8 and 9} \\ \underline{\text{Pins D/F}} & \; & \underline{\text{Pins C}} \\ 15 \; & \text{to 7} & \; & \text{19 to 9} \\ \end{array}$	-	560	ns
98	Propagation Delay High to Low (Preset Enable to Carry Output)	t <sub>PHL5</sub>	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; & \text{Pulse} \\ \text{Generator} \\ V_{IH} = \; & \text{5Vdc}, \; V_{IL} = \; & \text{0Vdc} \\ V_{DD} = \; & \text{5Vdc}, \; & \text{V}_{SS} = \; & \text{0Vdc} \\ \text{Note 8 and 9} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ \text{1 to 7} & \text{1 to 9} \\ \end{array}$	-	640	ns

PAGE 25

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNII
99 to 100	Transition Time Low to High	tтLH	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 8 and 9 (Pins D/F 6-7) (Pins C 7-9)	•	200	ns
101 to 102	Transition Time High to Low	t <sub>THL</sub>	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 8 and 9 (Pins D/F 6-7) (Pins C 7-9)	-	200	ns
103	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	Clock = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 8 and 10 (Pin D/F 15) (Pin C 19)	2.0	-	MHz



PAGE 26

ISSUE (

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$  Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. VOL on Carry Out shall be tested only when the counter is in maximum up or minimum down mode.
- 5. Interchange of forcing and measuring function is permitted.
- 6. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 7. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 8. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 9. With clock pulse applied to input under test,  $V_{IL}$  and  $V_{IH}$  are applied to remaining inputs in accordance with Table 4(a), to produce high to low or low to high transitions at each output.
- 10. A pulse having the following conditions shall be applied to the Clock Input: V<sub>P</sub> = 0Vdc to V<sub>DD</sub> Vdc. Maximum Clock Frequency, f<sub>(CL)</sub> requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 27

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	•	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 9	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
10 to 18	Input Current Low Level	I <sub>I</sub> L	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	-100	nA
19 to 27	Input Current High Level	чн	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-3-4-5-9-10-12- 13-15) (Pins C 1-4-5-6-11-12-15- 16-19)	-	100	nA
28 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	V <sub>IN</sub> (PE and B/D Inputs) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	0.05	V



PAGE 28

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
33 to 37	Output Voltage High Level	Vон	3006	4(f)	$V_{IN}$ (Jam Inputs) = 15Vdc $V_{IN}$ (Preset Enable) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	14.95	-	V
38 to 42	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	$\begin{split} &V_{IN} \text{ (PE and B/D Inputs)}\\ &= 5\text{Vdc}\\ &V_{IN} \text{ (Remaining Inputs)}\\ &= 0\text{Vdc}\\ &V_{OUT} = 0.4\text{Vdc}\\ &V_{DD} = 5\text{Vdc, V}_{SS} = 0\text{Vdc}\\ &\text{Note 5}\\ &\text{(Pins D/F 2-6-7-11-14)}\\ &\text{(Pins C 2-7-9-14-17)} \end{split}$	0.36	-	mA
43 to 47	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (PE and B/D Inputs) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	2.4	-	mA
48 to 52	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	$V_{IN}$ (Jam Inputs) = 5Vdc $V_{IN}$ (Preset Enable) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-0.36	-	mA
53 to 57	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	V <sub>IN</sub> (Jam Inputs) = 15Vdc V <sub>IN</sub> (Preset Enable) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-2.4	-	mA

PAGE 29

ISSUE 3

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0-5) °C (CONT'D)

NO	OLIA DA OTEDIOTION	OVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	0.5	
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 6	13.5	-	٧
	59 (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	1.5	
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 30

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

		0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	11117
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	1	<del>-</del>
3 to 9	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
10 to 18	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	-50	nA
19 to 27	Input Current High Level	ΊΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-9-10-12-13-15) (Pins C 1-4-5-6-11-12-15-16-19)	-	50	nA
28 to 32	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	V <sub>IN</sub> (PE and B/D Inputs) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	0.05	V



PAGE 31

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

TEST TEST CONDITIONS LIMITS										
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT		
			883	i ia.	C = CCP)	MIN	MAX			
33 to 37	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	$V_{IN}$ (Jam Inputs) = 15Vdc $V_{IN}$ (Preset Enable) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	14.95	-	V		
38 to 42	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	$V_{IN}$ (PE and B/D Inputs) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	0.64	-	mA		
43 to 47	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (PE and B/D Inputs) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	4.2	-	mA		
48 to 52	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	V <sub>IN</sub> (Jam Inputs) = 5Vdc V <sub>IN</sub> (Preset Enable) = 5Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-0.64	-	mA		
53 to 57	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (Jam Inputs) = 15Vdc $V_{IN}$ (Preset Enable) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-4.2	-	mA		

PAGE 32

ISSUE 3

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6	4.5		V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	1	0.5	
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 6	13.5	•	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	-	1.5	
60	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Preset Enable Input at Ground: V <sub>IN</sub> (Remaining Inputs) = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 33

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS												D.C. SUPPLY				
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	_	16
1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0	)	$V_{\mathrm{DD}}$
2	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1		
3	0	0	0	0	0	1	1	1	1	0	0	0	0	1			
4	0	0	0	0	0	1	1	1	1	0	0	0	0	0			
5	0	0	0	0	0	0	1	1	1	1	0	0	0	1			
6	0	0	0	0	0	0	1	1	1	1	0	0	0	0			
7	0	0	0	0	0	1	1	1	1	1	0	0	0	1			
8	0	0	0	0	0	1	1	1	1	1	0	0	0	0			
9	0	0	0	0	0	0	1	1	1	0	0	0	1	1	1		1 1
10	0	0	0	0	0	0	1	1	1	0	0	0	1	0			
11	0	0	0	0	0	1	1	1	1	0	0	0	1	1.	1		
12	0	0	0	0	0	1	1	1	1	0	0	0	1	0			
13	0	0	0	0	0	0	1	1	1	1	0	0	1	1			
14	0	0	0	0	0	0	1	1	1	1	0	0	1	0			
15	0	0	0	0	0	1	1	1	1	1	0	0	1	1			
16	0	0	0	0	0	1	1	1	1	1	0	0	1	0			
17	0	1	0	0	0	0	1	1	1	0	0	0	0	1			
18	0	1	0	0	0	0	1	1	1	0	0	0	0	0			
19	0	1	0	0	0	1	1	1	1	0	0	0	0	1	l l		
20	0	1	0	0	0	1	1	1	1	0	0	0	0	0			
21	0	1	0	0	0	0	1	1	1	1	0	0	0	1			
22	0	1	0	0	0	0	1	1	1	1	0	0	0	0			1
23	0	1	0	0	0	1	1	1	1	1	0	0	0	1			
24	0	1	0	0	0	1	1	1	1	1	0	0	0	0			
25	0	1	0	0	0	0	1	1	1	0	0	0	1	1			
26	0	1	0	0	0	0	1	1	1	0	0	0	1	0			
27	0	1	0	0	0	1	1	1	1	0	0	0	1	1	1		- }
28	0	1	0	0	0	1	1	1	1	0	0	0	1	0			
29	0	1	0	0	0	0	1	1	1	1	0	0	1	1			
30	0	1	0	0	0	0	1	1	1	1	0	0	1	0			1
31	0	1	0	0	0	1	0	1	1	1	0	0	1	1			
32	0	1	0	0	0	1	0	1	1	1	0	0	•	0			-
33	0	0	0	0	0	0	1	1	1	0	0	0	0	1			
34	0	0	0	0	0	0	0	1	0	0	0	0	0	1			
35	0	0	0	0	0	0	0	1	0	0 1	0	0	0	0			
36	0	1	0	0	0	1	1	1			0	0	1	1			
37	0	1	0	0	0	1	1	1	0	1	0	0	1	0			
38	0	1	0	0	0	0	1	1	0	1	0	0	1	1			1
39 40	0	1	0	0	0	0	1	1	0	1	0	0	1	0			
•	0	1	0	0	0	1	1	1		0	0	0	1	1		[	
41	0	1	0	0	0	1	1	1	0	0	0	0	1	0			
42	0	1	0	0	0	0	1	1	0	0	0	0	1	1	1	]	
43	0	1	0	0	0	0	1	1	0	0	0	0	1	0	1	1	
44	0	1	0	0	0	1	1	1	0	1	0	0	0	1	Ι.		Ţ
45	0	1	0	0	0	1	1	1_	0	1	0	0	0	0	<u> </u>	<u> </u>	

PAGE 34

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN	PIN NUMBERS												D.C. SUPPLY				
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
46	0	1	0	0	0	0	1	1	0	1	0	0	0	1	0	V	DD
47	0	1	0	0	0	0	1	1	0	1	0	0	0	0			1
48	0	1	0	0	0	1	1	1	0	0	0	0	0	1			
49	0	1	0	0	0	1	1	1	0	0	0	0	0	0			
50	0	1	0	0	0	0	1	1	0	0	0	0	0	1			1 1
51	0	1	0	0	0	0	1	1	0	0	0	0	0	0			
52	0	0	0	0	0	1	1	1	0	1	0	0	1	1			
53	0	0	0	0	0	1	1	1	0	1	0	0	1	0			1 1
54	0	0	0	0	0	0	1	1	0	1	0	0	1	1			1 1
55	0	0	0	0	0	0	1	1	0	1	0	0	1	0			
56	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1		1 1
57	0	0	0	0	0	1	1	1	0	0	0	0	1	0			
58	0	0	0	0	0	0	1	1	0	0	0	0	1	1			\ <b>\</b>
59	0	0	0	0	0	0	1	1	0	0	0	0	1	0			
60	0	0	0	0	0	1	1	1	0	1	0	0	0	1			
61	0	0	0	0	0	1	1	1	0	1	0	0	0	0			
62	0	0	0	0	0	0	1	1	0	1	0	0	0	1			
63	0	0	0	0	0	0	1	1	0	1	0	0	0	0			
64	0	0	0	0	0	1	1	1	0	0	0	0	0	1			
65	0	0	0	0	0	1	1	1	0	0	0	0	0	0			1 1
66	0	0	0	0	0	0	0	1	0	0	0	0	0	1			
67	0	0	1	1	0	0	0	0	0	0	1	1	0	1			
68	0	0	1	1	0	0	0	0	0	0	1	1	0	0			
69	0	1	1	1	0	1	1	0	0	0	1	1	0	1	l i		
70	0	1	1	1	0	1	1	0	0	0	1	1	0	0			
71	0	1	1	1	0	0	1	0	0	0	1	1	0	1	1		1
72	0	1	1	1	0	0	1	0	0	0	1	1	0	0	]		
73	0	0	1	1	0	1	1	0	0	1	1	1	1	1			
74	0	0	1	1	0	1	1	0	0	1	1	1	1	0			
75	0	0	1	1	0	0	1	0	0	1	1	1	1	1			
76	0	0	1	1	0	0	1	0	0	1	1	1	1	0			
77	0	0	1	1	0	1	1	0	0	0	1	1	1	1	<b> </b>		
78	0	0	1	1	0	1	1	0	0	0	1	1	1	0			
79	0	0	1	1	0	0	1	0	0	0	1	1	1	1			
80	0	0	1	1	0	0	1	0	0	0	1	1	1	0			
81	0	0	1	1	0	1	1	0	0	1	1	1	0	1			
82	0	0	1	1	0	1	1	0	0	1	1	1	0	0			
83	0	0	1	1	0	0	1	0	0	1	1	1	0	1			
84	0	0	1	1	0	0	1	0	0	1	1	1	0	0			
85	0	0	1	1	0	1	1	0	0	0	1	1	0	1			
86	0	0	1	1	0	1	1	0	0	0	1	1	0	0			
87	0	0	1	1	0	0	0	0	0	0	1	1	0	1			
88	0	0	0	0	0	0	1	0	1	0	0	0	0	1			
89	0	0	0	0	0	0	1	0	1	0	0	0	0	0			
90	0	0	0	0	0	_1	1_	0	1	0	0	0	0	1	1	1	<b>Y</b>



PAGE 35

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN			JUN				NUI		RS					ייייי)	D.C	. SUF	PPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
91	0	0	0	0	0	1	1	0	1	0	Ö	0	0	0	0	1	/ <sub>DD</sub>
92	0	0	0	0	0	0	1	0	1	1	0	0	0	1	1		ī
93	0	0	0	0	0	0	1	0	1	1	0	0	0	0			
94	0	0	0	0	0	1	1	0	1	1	0	0	0	1			
95	0	0	0	0	0	1	1	0	1	1	0	0	0	0			1 1
96	0	0	0	0	0	0	1	0	1	0	0	0	1	1			
97	0	0	0	0	0	0	1	0	1	0	0	0	1	0			] ]
98	0	0	0	0	0	1	1	0	1	0	0	0	1	1			
99	0	0	0	0	0	1	1	0	1	0	0	0	1	0			1 1
100	Ō	0	0	0	0	0	1	0	1	1	0	0	1	1			
101	o	0	Ō	0	Ō	Ō	1	0	1	1	0	Ō	1	0	1		
102	0	0	0	0	0	1	1	0	1	1	0	0	1	1			
103	0	0	0	0	0	1	1	0	1	1	0	0	1	Ö			
104	0	1	0	0	0	0	1	0	1	Ö	Ö	0	0	1			
105	0	1	0	0	0	0	1	0	1	0	0	0	0	o			
106	0	1	0	0	0	1	0	0	1	0	0	0	0	1			
107	0	1	0	0	0	1	0	0	1	0	0	0	0	Ö			
108	0	0	1	0	0	0	1	0	1	0	1	0	0	1			
109	1	1	1	0	0	0	1	0	1	1	1	0	0	1			
110	Ö	1	1	0	0	0	1	0	1	1	1	0	0	1	1		
111	o	1	1	0	0	Ö	1	0	1	1	1	0	0	o l			
112	0	1	1	0	0	1	0	0	1	1	1	0	0	1			
113	0	1	1	0	0	1	0	0	1	1	1	0	0	0			
114	0	0	1	0	0	0	1	0	1	1	0	1	1	1	1		
115	1	1	1	0	0	0	1	0	1	0	0	1	1	1			
116	0	1	1	0	0	0	1	0	1	0	0	1	1	1			
117	0	1	1	0	0	0	1	0	1	0	0	1	1	0			
118	ő	1	1	0	0	1	0	0	1	0	0	1	1	1			,
119	0	1	1	0	0	1	0	0	1	0	0	1	1	0			
120	0	0	1	0	0	Ó	1	0	1	0	1	1	1	1			
121	1	1	1	0	0	0	1	0	1	1	1	1	1	1			
122	0	1	1	0	0	0	1	0	1	1	1	1	1	1			
123	0	1	1	0	0	0	1	0	1	1	1	1	1	0			
124	0	1	1	0	0	1	0	0	1	1	1	1	1	1			
125	0	1	1	0	0	1	0	0	1	1	1	1	1	0			
126	0	Ö	1	0	0	0	1	0	1	1	1	1	0	1			
127	0	0	1	1	0	0	1	0	0	1	1	1	0	1			
128	1	1	1	1	0	1	1	0	0	1	1	1	1	1			
129	Ö	1	1	1	0	1	1	0	0	1	1	1	1	1			
130	o	1	1	1	0	1	1	0	0	1	1	1	1	0			
131	ő	1	1	1	0	Ó	1	0	0	1	1	1	1	1			
132	ő	1	1	1	0	0	1	0	0	1	1	1	1	0			
133	0	1	1	1	0	1	1	0	0	0	1	1	1	1	1		
134	ő	1	1	1	0	1	1	0	0	0	1	1	1	0			
135	0	1	1	1	0	Ó	1	0	0	0	1	1	1	1	[ ↓		1
135	Ü	1	ı	1	U	U	1	U	U	U	1	1_	1	1			<u> </u>

NOTES: See Page 36.

PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN						PIN	NU	MBE	RS						D.C. 8	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
136	0	1	1	1	0	0	1	0	0	0	1	1	1	0	0	$V_{DD}$
137	0	1	1	1	0	1	1	0	0	1	1	1	0	1		-
138	0	1	1	1	0	1	1	0	0	1	1	1	0	0		
139	0	1	1	1	0	0	1	0	0	1	1	1	0	1		ŀ
140	0	1	1	1	1	0	1	0	0	1	1	1	0	1		
141	1	1	1	1	1	1	1	0	0	1	1	1	1	1		
142	0	1	1	1	1	1	1	0	0	1	1	1	1	1		
143	0	1	0	0	1	1	1	0	0	1	0	0	1	1		
144	1	0	0	0	1	0	1	0	0	0	0	0	0	1		
145	0	0	0	0	1	0	1	0	0	0	0	0	0	1		
146	0	0	0	0	1	0	1	0	0	0	0	0	0	0		
147	0	0	0	0	.1	0	1	0	0	0	0	0	0	1		
148	0	0	0	0	1	0	1	0	1	0	0	0	0	1	1	•
149	0	0	0	0	1	0	1	0	1	0	0	0	0	0		
150	0	0	0	0	1	0	1	0	1	0	0	0	0	1	<u> </u>	*

#### **NOTES**

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS									D.C. SUPPLY						
PATTERN NO.	INPUTS OUTPUTS															
]	1	3	4	5	9	10	12	13	15	2	6	7	11	14	8	16
1	1	0	1	0	1	0	0	1	1	Х	Χ	Х	Х	Х	0	$V_{DD}$
2	1	1	0	0	1	1	1	0	0	Х	Χ	Χ	Χ	Х		
3	1	1	1	0	1	1	1	1	1	Х	Χ	Χ	Χ	Х		
4	0	1	1	0	1	1	1	1	0	Х	Χ	Χ	Χ	Х		
5	1	0	0	0	1	0	0	0	0	Х	Χ	Χ	Χ	Х		
6	1	1	1	1	0	1	1	1	0	Х	Χ	Χ	Χ	Χ		
7	1	0	0	1	0	0	0	0	1	X	X	X	X	Χ		<b>\rightarrow</b>

#### **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = Ground$ , X = Don't Care.




PAGE 37

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

#### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### **NOTES**

1. Each input to be tested separately.

### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 38

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**


1. Each output to be tested separately.


#### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

#### FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 39

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



#### **NOTES**


1. Each input to be tested separately.

PAGE 40

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(m) - INPUT CAPACITANCE



#### NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 41


ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



#### **VOLTAGE WAVEFORMS**



#### **NOTES**

1. Pulse Generator - Clock Input  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ kHz.



PAGE 42

ISSUE 3

### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 9	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
38 to 42	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
48 to 52	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
60	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
61	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 43

ISSUE 3

### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-3-4-5-9-10-12-13- 15) (Pins C 1-4-5-6-11-12-15-16- 17)	V <sub>IN</sub>	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	$V_{DD}$	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-3-4-5-9-10-12-13- 15) (Pins C 1-4-5-6-11-12-15-16- 17)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 44

ISSUE 3

### TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 2-6-7-11-14) (Pins C 2-7-9-14-17)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 9-10) (Pins C 11-12)	$V_{IN}$	$V_{DD}$	Vdc
4	Inputs - (Pins D/F 1-3-4-5-12-13) (Pins C 1-4-5-6-15-16)	V <sub>IN</sub>	Ground	Vdc
5	Input - (Pin D/F 15) (Pin C 19)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
6	Pulse Voltage	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
7	Pulse Frequency Square Wave	f	50k ≤ f <1M, 50% duty cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc



PAGE 45


ISSUE 3

# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



1. Pin numbers in parenthesis are for the chip carrier package.

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 46

ISSUE 3

### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 47

ISSUE 3

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 48

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

_					0.141.0=			
NO. CHARACTERISTICS		SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
110.	OTATIAOTE NOTICO	STIVIDOL	TEST METHOD	TEOT CONDITIONS	(Δ)	MIN	MAX	01411
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	<b>.</b>
3 to 9	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
10 to 18	Input Current Low Level	lμ	As per Table 2	As per Table 2	-	-	-50	nA
19 to 27	Input Current High Level	liH	As per Table 2	As per Table 2	<b>.</b>	-	50	nA
28 to 32	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
33 to 37	Output Voltage High Level	V <sub>ОН</sub>	As per Table 2	As per Table 2	-	14.95	-	V
38 to 42	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 47	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
48 to 52	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
53 to 57	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
58	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	-	0.5	
60	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
61	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	_	_	٧

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 49

ISSUE 3

# **APPENDIX 'A'**

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.