

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PROGRAMMABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS CLEAR, BASED ON TYPE 40163B ESCC Detail Specification No. 9204/046

# ISSUE 1 October 2002





# **ESCC Detail Specification**

| PAGE  | ii |
|-------|----|
| ISSUE | 1  |

# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 45

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PROGRAMMABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS CLEAR,

**BASED ON TYPE 40163B** 

ESA/SCC Detail Specification No. 9204/046



# space components coordination group

|            |           | Approved by   |                                   |
|------------|-----------|---------------|-----------------------------------|
| Issue/Rev. | Date      | SCCG Chairman | ESA Director Genera or his Deputy |
| Issue 3    | June 2001 | Sa milt       | Agen                              |
|            |           |               |                                   |
|            |           |               |                                   |



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**

|                | DOCUMENTATION CHANGE NOTICE |  |                  |  |
|----------------|-----------------------------|--|------------------|--|
| Rev.<br>Letter | Rev.<br>Date                | CHANGE<br>Reference Item   | Approved DCR No. |  |
|                |                             | This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:  Cover page DCN Para. 1.3 : New sentence added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Dimension 'C' min corrected to "1.49" Figure 2(e) : Dimension 'E' corrected Para. 4.8.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added |                  |  |
|                |                             |  | -                |  |



PAGE 3

ISSUE 3

# TABLE OF CONTENTS

|       |   | Dogo      |
|-------|---|-----------|
| 1.    | GENERAL   | Page<br>5 |
| 1.1   | Scope   | 5         |
| 1.2   | Component Type Variants   | 5         |
| 1.3   | Maximum Ratings   | 5         |
| 1.4   | Parameter Derating Information  | 5         |
|       |   | 5         |
| 1.5   | Physical Dimensions   | 9<br>E    |
| 1.6   | Pin Assignment  | 5         |
| 1.7   | Truth Table   | 5         |
| 1.8   | Circuit Schematic   | 5         |
| 1.9   | Functional Diagram  | 5         |
| 1.10  | Handling Precautions  | 5         |
| 1.11  | Input Protection Network  | 5         |
| 2.    | APPLICABLE DOCUMENTS  | 17        |
| 3.    | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS                  | 17        |
| 4.    | REQUIREMENTS  | 17        |
| 4.1   | General   | 17        |
| 4.2   | Deviations from Generic Specification                                 | 17        |
| 4.2.1 | Deviations from Special In-process Controls                           | 17        |
| 4.2.2 | Deviations from Final Production Tests                                | 17        |
| 4.2.3 | Deviations from Burn-in Tests   | 17        |
| 4.2.4 | Deviations from Qualification Tests                                   | 17        |
| 4.2.5 | Deviations from Lot Acceptance Tests                                  | 18        |
| 4.3   | Mechanical Requirements   | 18        |
| 4.3.1 | Dimension Check   | 18        |
| 4.3.2 | Weight  | 18        |
| 4.3.2 | Materials and Finishes  | 18        |
|       |   |           |
| 4.4.1 | Case  | 18        |
| 4.4.2 | Lead Material and Finish  | 18        |
| 4.5   | Marking   | 18        |
| 4.5.1 | General   | 18        |
| 4.5.2 | Lead Identification   | 18        |
| 4.5.3 | The SCC Component Number  | 19        |
| 4.5.4 | Traceability Information  | 19        |
| 4.6   | Electrical Measurements   | 19        |
| 4.6.1 | Electrical Measurements at Room Temperature                           | 19        |
| 4.6.2 | Electrical Measurements at High and Low Temperatures                  | 19        |
| 4.6.3 | Circuits for Electrical Measurements                                  | 19        |
| 4.7   | Burn-in Tests   | 19        |
| 4.7.1 | Parameter Drift Values  | 19        |
| 4.7.2 | Conditions for H.T.R.B. and Burn-in                                   | 19        |
| 4.7.3 | Electrical Circuits for H.T.R.B. and Burn-in                          | 19        |
| 4.8   | Environmental and Endurance Tests                                     | 43        |
| 4.8.1 | Electrical Measurements on Completion of Environmental Tests          | 43        |
| 4.8.2 | Electrical Measurements at Intermediate Points during Endurance Tests | 43        |
| 4.8.3 | Electrical Measurements on Completion of Endurance Tests              | 43        |
| 4.8.4 | Conditions for Operating Life Test                                    | 43        |
| 4.8.5 | Electrical Circuits for Operating Life Tests                          |           |
|       | ·   | 43        |
| 4.8.6 | Conditions for High Temperature Storage Test                          | 43        |



PAGE 4

ISSUE 3

Page

| TABLES | <u> </u>   |    |
|--------|--|----|
| 1(a)   | Type Variants  | 6  |
| 1(b)   | Maximum Ratings  | 6  |
| 2      | Electrical Measurements at Room Temperature, d.c. Parameters             | 20 |
|        | Electrical Measurements at Room Temperature, a.c. Parameters             | 23 |
| 3(a)   | Electrical Measurements at High Temperature                              | 25 |
| 3(b)   | Electrical Measurements at Low Temperature                               | 28 |
| 4      | Parameter Drift Values   | 38 |
| 5(a)   | Conditions for Burn-in High Temperature Reverse Bias, N-Channels         | 39 |
| 5(b)   | Conditions for Burn-in High Temperature Reverse Bias, P-Channels         | 39 |
| 5(c)   | Conditions for Burn-in Dynamic   | 40 |
| 6      | Electrical Measurements on Completion of Environmental Tests and         | 44 |
|        | at Intermediate Points and on Completion of EnduranceTesting             |    |
| FIGURI | <u>≡s</u>  |    |
| 1      | Not applicable   |    |
| 2      | Physical Dimensions  | 7  |
| 3(a)   | Pin Assignment   | 13 |
| 3(b)   | Truth Table  | 14 |
| 3(c)   | Circuit Schematic  | 15 |
| 3(d)   | Functional Diagram   | 16 |
| 3(e)   | Input Protection Network   | 16 |
| 4      | Circuits for Electrical Measurements                                     | 31 |
| 5(a)   | Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels | 41 |
| 5(b)   | Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels | 41 |
| 5(c)   | Electrical Circuit for Burn-in Dynamic                                   | 42 |
| APPEN  | DICES (Applicable to specific Manufacturers only)                        |    |
| 'A'    | Agreed Deviations for STMicroelectronics (F)                             | 45 |



PAGE 5

ISSUE 3

# 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Programmable 4-Bit Binary Counter with Synchronous Clear, having fully buffered outputs, based on Type 40163B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

# 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

# 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

# **TABLE 1(a) - TYPE VARIANTS**

| VARIANT | CASE         | FIGURE | LEAD MATERIAL<br>AND/OR FINISH |
|---------|--------------|--------|--------------------------------|
| 01      | FLAT         | 2(a)   | G2 or G8                       |
| 02      | FLAT         | 2(a)   | G4                             |
| 03      | D.I.L.       | 2(b)   | G2 or G8                       |
| 04      | D.I.L.       | 2(b)   | G4                             |
| 07      | CHIP CARRIER | 2(c)   | 2                              |
| 08      | D.I.L.       | 2(d)   | G2                             |
| 09      | D.I.L.       | 2(d)   | G4                             |
| 10      | SO CERAMIC   | 2(e)   | , <b>G2</b>                    |
| 11      | SO CERAMIC   | 2(e)   | G4                             |

# TABLE 1(b) - MAXIMUM RATINGS

| No. | CHARACTERISTICS                                    | SYMBOL            | MAXIMUM RATINGS               | UNIT | REMARKS            |
|-----|--|-------------------|-------------------------------|------|--------------------|
| 1   | Supply Voltage                                     | V <sub>DD</sub>   | -0.5 to +18                   | V    | Note 1             |
| 2   | Input Voltage                                      | V <sub>IN</sub>   | -0.5 to V <sub>DD</sub> + 0.5 | V    | Note 2<br>Power on |
| 3   | D.C. Input Current                                 | ± I <sub>IN</sub> | 10                            | mA   | -                  |
| 4   | D.C. Output Current                                | ± I <sub>O</sub>  | 10                            | mA   | Note 3             |
| 5   | Device Dissipation                                 | P <sub>D</sub>    | 200                           | mWdc | Per Package        |
| 6   | Output Dissipation                                 | P <sub>DSO</sub>  | 100                           | mWdc | Note 4             |
| 7   | Operating Temperature<br>Range                     | T <sub>op</sub>   | -55 to +125                   | °C   | -                  |
| 8   | Storage Temperature<br>Range                       | T <sub>stg</sub>  | -65 to +150                   | °C   | -                  |
| 9   | Soldering Temperature<br>For FP and DIP<br>For CCP | T <sub>sol</sub>  | + 300<br>+ 245                | °C   | Note 5<br>Note 6   |

#### **NOTES**


- 1. Device is functional from +3V to +15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


PAGE 7

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN






| SYMBOL   | MILLIMETRES |         | NOTES |
|----------|-------------|---------|-------|
| STIVIBUL | MIN         | MAX     | NOTES |
| Α        | 6.75        | 7.06    |       |
| В        | 9.76        | 10.14   |       |
| С        | 1.49        | 1.95    |       |
| D        | 0.102       | 0.152   | 3     |
| E        | 8.76        | 9.01    |       |
| F        | 1.27        | TYPICAL | 4     |
| G        | 0.38        | 0.48    | 3     |
| Н        | 6.0         | -       | 3     |
| Ĺ        | 18.75       | 22.0    |       |
| M        | 0.33        | 0.43    |       |
| N        | 4.31        | TYPICAL |       |


PAGE 8

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





| SYMBOL         | MILLIMETRES |         | NOTES |
|----------------|-------------|---------|-------|
| STIVIBOL       | MIN         | MAX     | NOTES |
| Α              | 2.10        | 2.54    |       |
| a <sub>1</sub> | 3.0         | 3.7     |       |
| a <sub>2</sub> | 0.63        | 1.14    | 2     |
| В              | 1.82        | 2.23    |       |
| b              | 0.40        | 0.50    | 3     |
| b <sub>1</sub> | 0.20        | 0.30    | 3     |
| D              | 18.79       | 19.20   |       |
| E              | 7.36        | 7.87    |       |
| е              | 2.41        | 2.67    | 4     |
| e <sub>1</sub> | 17.65       | 17.90   |       |
| e <sub>2</sub> | 7.62        | 8.12    |       |
| F              | 7.11        | 7.62    |       |
| 1              | -           | 3.70    |       |
| K              | 10.90       | 12.10   | l l   |
| e              | 1.27        | TYPICAL |       |




PAGE 9

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL




| DIMENSIONS                     | MILLIMETRES |         | NOTES |
|--------------------------------|-------------|---------|-------|
| DIVIDIVO                       | MIN         | MAX     | NOTES |
| Α                              | 1.14        | 1.95    |       |
| A1<br>B<br>C<br>C <sub>1</sub> | 1.63        | 2.36    |       |
| В                              | 0.55        | 0.72    | 3     |
| C                              | 1.06        | 1.47    | 3     |
| C <sub>1</sub>                 | 1.91        | 2.41    |       |
|                                | 8.67        | 9.09    |       |
| D1                             | 7.21        | 7.52    |       |
| d, d1                          | 1.27        | TYPICAL | 4     |
| d2<br>E                        | 7.62        | TYPICAL |       |
| Ε                              | 8.67        | 9.09    |       |
| E1                             | 7.21        | 7.52    |       |
| e, e1                          | 1.27        | TYPICAL | 4     |
| e2                             | 7.62        | TYPICAL |       |
| f, g                           | -           | 0.76    |       |
| h, h1                          | 1.01        | TYPICAL | 6     |
| j, j1                          | 0.51        | TYPICAL | 5     |

PAGE 10

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



| SYMBOL   | MILLIMETRES  |       | NOTES |
|----------|--------------|-------|-------|
| STIVIBUL | MIN          | MAX   | NOTES |
| Α        | 2.10         | 2.71  |       |
| a1       | 3.00         | 3.70  |       |
| a2       | 0.63         | 1.14  | 2     |
| В        | 1.82         | 2.39  |       |
| b        | 0.40         | 0.50  | 3     |
| b1       | 0.20         | 0.30  | 3     |
| D        | 20.06        | 20.58 |       |
| E        | 7.36         | 7.87  |       |
| е        | 2.54 TYPICAL |       | 4     |
| e1       | 17.65        | 17.90 |       |
| e2       | 7.62         | 8.12  |       |
| F        | 7.29         | 7.70  |       |
| 1        | -            | 3.83  |       |
| К        | 10.90        | 12.10 |       |
| ℓ        | 1.14         | 1.50  |       |




PAGE

11

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



| SYMBOL | MILLIMETRES  |       | NOTES |
|--------|--------------|-------|-------|
|        | MIN.         | MAX.  | NOTES |
| Α      | 6.75         | 7.06  |       |
| В      | 9.76         | 10.14 |       |
| С      | 1.49         | 1.95  |       |
| D      | 0.102        | 0.152 | 3     |
| E      | 8.76         | 9.01  |       |
| F      | 1.27 TY      | PICAL | 4     |
| G      | 0.38         | 0.48  | 3     |
| Н      | 0.60         | 0.90  | 3     |
| K      | 9.00 TYPICAL |       |       |
| L      | 10           | 10.65 |       |
| M      | 0.33         | 0.43  |       |
| N      | 4.31 TYPICAL |       |       |



PAGE 12

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

# FIGURE 3(a) - PIN ASSIGNMENT

# **DUAL-IN-LINE, SO AND FLAT PACKAGES**

# CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

**DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 

PAGE 14

ISSUE 3


# FIGURE 3(b) - TRUTH TABLE

| CLOCK | CLR | LOAD | PE | TE | OPERATION |
|-------|-----|------|----|----|-----------|
|       | Н   | L    | Х  | Х  | PRESET    |
|       | Н   | Н    | L  | Х  | NC        |
|       | Н   | Н    | Χ, | L  | NC        |
|       | н   | н    | н  | Н  | COUNT     |
|       | L   | х    | х  | х  | RESET     |
|       | Н   | х    | х  | х  | NC        |

# **NOTES**

- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care, NC=No Change.
- 2. = Transition Low to High, = Transition High to Low.

# **TIMING DIAGRAM**






PAGE 15

ISSUE 3


# FIGURE 3(c) - CIRCUIT SCHEMATIC




PAGE 16

ISSUE 3

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

# 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 18

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

# 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

|  | <u>920404601B</u><br>T T |
|--|--------------------------|
| Detail Specification Number            |                          |
| Type Variant, as applicable            |                          |
| Testing Level (B or C, as appropriate) |                          |

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

# 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

| No.            | CHARACTERISTICS              | SYMBOL          | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM   | ITS      | UNIT  |
|----------------|------------------------------|-----------------|----------------|------|--|-------|----------|-------|
|                | OTIVIL POTE TION OF          | OTWIDOL         | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN   | MAX      | 01111 |
| 1              | Functional Test              | -               | -              | 4(a) | Verify Truth Table without Load.  V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc  Notes 1 and 2  | -     | -        | -     |
| 2              | Functional Test              | •               | -              | 4(a) | Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2   | -     | -        | -     |
| 3<br>to<br>11  | Quiescent Current            | I <sub>DD</sub> | 3005           | 4(b) | $V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 3<br>(Pin D/F 16)<br>(Pin C 20)   | •     | 1.0      | μА    |
| 12<br>to<br>20 | Input Current<br>Low Level   | I <sub>IL</sub> | 3009           | 4(c) | $V_{IN}$ (Under Test) = 0Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 15Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | •     | -50      | nA    |
| 21<br>to<br>29 | Input Current<br>High Level  | ІН              | 3010           | 4(d) | $V_{IN}$ (Under Test) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | 1     | 50       | nΑ    |
| 30<br>to<br>34 | Output Voltage<br>Low Level  | V <sub>OL</sub> | 3007           | 4(e) | V <sub>IN</sub> (LOAD) = 15Vdc<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0Vdc<br>V <sub>OUT</sub> = Open<br>V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | -     | 0.05     | V     |
| 35<br>to<br>39 | Output Voltage<br>High Level | V <sub>ОН</sub> | 3006           | 4(f) | For Input Conditions see Table 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)   | 14.95 | <u>-</u> | V     |



PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| No.            | CHARACTERISTICS  | SYMBOL           | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST   | LIM  | ITS | UNIT |
|----------------|--|------------------|----------------|------|---|------|-----|------|
| 110.           | C. 2 (1 2 (C ) E1 (10 ) 100  | J. 1111101       | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)  | MIN  | MAX |      |
| 40<br>to<br>44 | Output Drive Current<br>N-Channel                                    | l <sub>OL1</sub> | -              | 4(g) | $V_{IN}$ ( $\overline{\text{LOAD}}$ ) = 5Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{OUT}$ = 0.4Vdc<br>$V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc<br>Note 4<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)   | 0.51 | -   | mA   |
| 45<br>to<br>49 | Output Drive Current<br>N-Channel                                    | I <sub>OL2</sub> | -              | 4(g) | $V_{IN}$ ( $\overline{\text{LOAD}}$ ) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{OUT}$ = 1.5Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 4<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | 3.4  | -   | mA   |
| 50<br>to<br>54 | Output Drive Current<br>P-Channel                                    | l <sub>OH1</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)  | 0.51 | -   | mA   |
| 55<br>to<br>59 | Output Drive Current<br>P-Channel                                    | I <sub>OH2</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)  | -3.4 | -   | mA   |
| 60             | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test)  | V <sub>IL1</sub> | -              | 4(a) | V <sub>IL</sub> = 1.5Vdc<br>V <sub>IH</sub> = 3.5Vdc<br>V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc<br>Note 5  | 4.5  | •   | V    |
|                | input Voltage<br>High Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IH1</sub> | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)  | -    | 0.5 |      |



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| No.            | CHARACTERISTICS   | SYMBOL   | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM  | ITS  | UNIT   |
|----------------|---|--|----------------|------|--|------|------|--------|
| 140.           |   | CTIVIDOL   | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN  | MAX  | 3.11.1 |
| 61             | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test) | $V_{IL2}$ - $V_{IL} = 4Vdc$ 13.5 - $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 | -              | V    |  |      |      |        |
|                | Input Voltage High Level (Noise Immunity) (Functional Test)         | V <sub>IH2</sub>   | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)   | •    | 1.5  |        |
| 62             | Threshold Voltage<br>N-Channel                                      | V <sub>THN</sub>   | -              | 4(i) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)  | -0.7 | -3.0 | V      |
| 63             | Threshold Voltage<br>P-Channel                                      | V <sub>THP</sub>   | -              | 4(j) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)  | 0.7  | 3.0  | V      |
| 64<br>to<br>72 | Input Clamp Voltage<br>(to V <sub>SS</sub> )                        | V <sub>IC1</sub>   | -              | 4(k) | $\begin{split} I_{\text{IN}} & \text{(Under Test)} = -100 \mu\text{A} \\ V_{\text{DD}} = \text{Open}, \ V_{\text{SS}} = 0 \text{Vdc} \\ \text{All Other Pins Open} \\ & \text{(Pins D/F 1-2-3-4-5-6-7-9-10)} \\ & \text{(Pins C 1-2-4-5-6-7-9-11-12)} \end{split}$ | -    | -2.0 | V      |
| 73<br>to<br>81 | Input Clamp Voltage<br>(to V <sub>DD</sub> )                        | V <sub>IC2</sub>   | -              | 4(I) | $V_{IN}$ (Under Test) = 6Vdc<br>$V_{SS}$ = Open, R = 30kΩ<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | 3.0  | -    | ٧      |



PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| No.            | CHARACTERISTICS                                       | SYMBOL           | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST   | LIM | ITS | UNIT |
|----------------|---|------------------|----------------|------|---|-----|-----|------|
| 140.           |   | OTWIDOL          | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)  | MIN | MAX | 0    |
| 82<br>to<br>90 | Input Capacitance                                     | C <sub>IN</sub>  | 3012           | 4(m) | V <sub>IN</sub> (Not Under Test)<br>= 0Vdc<br>V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc<br>Note 6<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | -   | 7.5 | pF   |
| 91<br>to<br>92 | Propagation Delay<br>Low to High<br>(Clock to Output) | <sup>t</sup> PLH | 3003           | 4(n) | $\begin{aligned} &V_{IN} \text{ (Clock)} = \text{Pulse} \\ &\text{Generator} \\ &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 5 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Notes 7 and 8} \\ &\frac{\text{Pins D/F}}{2 \text{ to } 14} & \frac{\text{Pins C}}{2 \text{ to } 17} \\ &2 \text{ to } 15 & 2 \text{ to } 19 \end{aligned}$                                | -   | 350 | ns   |
| 93<br>to<br>94 | Propagation Delay<br>High to Low<br>(Clock to Output) | t <sub>PHL</sub> | 3003           | 4(n) | $\begin{aligned} &V_{\text{IN}} \text{ (Clock)} = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IL}} = 0 \text{Vdc}, \ V_{\text{IH}} = 5 \text{Vdc} \\ &V_{\text{DD}} = 5 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Notes 7 and 8} \\ &\frac{\text{Pins D/F}}{2 \text{ to 14}} & \frac{\text{Pins C}}{2 \text{ to 17}} \\ &2 \text{ to 15} & 2 \text{ to 19} \end{aligned}$ | -   | 400 | ns   |
| 95<br>to<br>96 | Transition Time<br>Low to High                        | t <sub>TLH</sub> | 3004           | 4(n) | V <sub>IN</sub> (Clock) = Pulse<br>Generator<br>V <sub>IN</sub> (All Other Inputs)<br>= 5Vdc<br>V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc<br>Note 7<br>(Pins D/F 14-15)<br>(Pins C 17-19)  | -   | 150 | ns   |
| 97<br>to<br>98 | Transition Time<br>High to Low                        | t <sub>THL</sub> | 3004           | 4(n) | V <sub>IN</sub> (Clock) = Pulse<br>Generator<br>V <sub>IN</sub> (All Other Inputs)<br>= 5Vdc<br>V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc<br>Note 7<br>(Pins D/F 14-15)<br>(Pins C 17-19)  | -   | 150 | ns   |



PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

| No OHADA | CHARACTERISTICS            | RACTERISTICS SYMBOL |                | TEST         | TEST CONDITIONS<br>(PINS UNDER TEST  | LIMITS |     | UNIT  |
|----------|----------------------------|---------------------|----------------|--------------|--|--------|-----|-------|
| No.      | CHARACTERISTICS            | STIVIDOL            | MIL-STD<br>883 | FIG.         | D/F = DIP AND FP<br>C = CCP)   | MIN    | MAX | OIVII |
| 99       | Maximum Clock<br>Frequency | f(CL)               | -              | <del>-</del> | Clock = Pulse Generator<br>V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc<br>Notes 7 and 9<br>(Pin D/F 14)<br>(Pin C 17) | 2.0    | -   | MHz   |

#### NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ 

 $V_{OL} \le 0.5 Vdc$ 

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation delay time at change.
- 9. A pulse, having the following conditions, shall be applied to the clock input:  $V_p = 0$ Vdc to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 25

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

| No.            | CHARACTERISTICS              | SYMBOL          | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM   | ITS      | UNIT     |
|----------------|------------------------------|-----------------|----------------|------|--|-------|----------|----------|
| 140.           | OTALIAO LE NO 1100           | GTWIBOL         | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN   | MAX      | O. T.    |
| 1              | Functional Test              | <u>-</u>        | -              | 4(a) | Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2  | -     | •        | <u>-</u> |
| 2              | Functional Test              | -               | -              | 4(a) | Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2   | ı     | <u>-</u> | -        |
| 3<br>to<br>11  | Quiescent Current            | l <sub>DD</sub> | 3005           | 4(b) | $V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 3<br>(Pin D/F 16)<br>(Pin C 20)   | -     | 30       | μA       |
| 12<br>to<br>20 | Input Current<br>Low Level   | l <sub>IL</sub> | 3009           | 4(c) | $V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-10) (Pins C 1-2-4-5-6-7-9-11-12)  | •     | -100     | nA       |
| 21<br>to<br>29 | Input Current<br>High Level  | ΊΗ              | 3010           | 4(d) | $V_{IN}$ (Under Test) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | -     | 100      | nA       |
| 30<br>to<br>34 | Output Voltage<br>Low Level  | V <sub>OL</sub> | 3007           | 4(e) | V <sub>IN</sub> (LOAD) = 15Vdc<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0Vdc<br>V <sub>OUT</sub> = Open<br>V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | -     | 0.05     | V        |
| 35<br>to<br>39 | Output Voltage<br>High Level | V <sub>ОН</sub> | 3006           | 4(f) | For Input Conditions see Table 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)   | 14.95 |          | V        |



PAGE 26

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

| No.            | CHARACTERISTICS  | SYMBOL           | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM  | ITS | UNIT |
|----------------|--|------------------|----------------|------|--|------|-----|------|
|                | 5. W. 11 15 . El 115 115 115 1                                       |                  | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN  | MAX |      |
| 40<br>to<br>44 | Output Drive Current<br>N-Channel                                    | l <sub>OL1</sub> | -              | 4(g) | $\begin{split} &V_{IN}\;(\overline{LOAD})=5\text{Vdc}\\ &V_{IN}\;(\text{Remaining Inputs})\\ &=0\text{Vdc}\\ &V_{OUT}=0.4\text{Vdc}\\ &V_{DD}=5\text{Vdc},\;V_{SS}=0\text{Vdc}\\ &\text{Note 4}\\ &(\text{Pins D/F 11-12-13-14-15})\\ &(\text{Pins C 14-15-16-17-19}) \end{split}$ | 0.36 | -   | mA   |
| 45<br>to<br>49 | Output Drive Current<br>N-Channel                                    | l <sub>OL2</sub> |                | 4(g) | $V_{IN}$ ( $\overline{\text{LOAD}}$ ) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{OUT}$ = 1.5Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 4<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)  | 2.4  | -   | mA   |
| 50<br>to<br>54 | Output Drive Current<br>P-Channel                                    | I <sub>OH1</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT} = 4.6 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)  | 0.36 | -   | mA   |
| 55<br>to<br>59 | Output Drive Current<br>P-Channel                                    | I <sub>OH2</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)   | -2.4 | -   | mA   |
| 60             | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test)  | V <sub>IL1</sub> | -              | 4(a) | $V_{IL}$ = 1.5Vdc<br>$V_{IH}$ = 3.5Vdc<br>$V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc<br>Note 5   | 4.5  | -   | ٧    |
|                | Input Voltage<br>High Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IH1</sub> | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)   | -    | 0.5 |      |

PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

| No.  | CHARACTERISTICS   | SYMBOL           | TEST<br>METHOD | TEST |   | LIMITS |      | UNIT     |
|------|---|------------------|----------------|------|---|--------|------|----------|
| 140. | CHARACTERISTICS   | STWIDOL          | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)  | MIN    | MAX  | Olvil    |
| 61   | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IL2</sub> | •              | 4(a) | $V_{IL}$ = 4Vdc<br>$V_{IH}$ = 11Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 5  | 13.5   | •    | <b>V</b> |
|      | Input Voltage High Level (Noise Immunity) (Functional Test)         | V <sub>IH2</sub> | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)  | •      | 1.5  |          |
| 62   | Threshold Voltage<br>N-Channel                                      | V <sub>THN</sub> | -              | 4(i) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)   | -0.3   | -3.5 | V        |
| 63   | Threshold Voltage<br>P-Channel                                      | V <sub>THP</sub> | -              | 4(j) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20) | 0.3    | 3.5  | V        |



PAGE 28

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

| No.            | CHARACTERISTICS              | SYMBOL          | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM   | тѕ   | UNIT  |
|----------------|------------------------------|-----------------|----------------|------|--|-------|------|-------|
| 140.           | CHARACTERISTICS              | STWIBOL         | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN   | MAX  | Oldit |
| 1              | Functional Test              | -               | -              | 4(a) | Verify Truth Table<br>without Load.<br>V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc<br>Notes 1 and 2   | -     | -    | -     |
| 2              | Functional Test              | ı               | -              | 4(a) | Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2   |       | -    | •     |
| 3<br>to<br>11  | Quiescent Current            | ( <sub>DD</sub> | 3005           | 4(b) | $V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 3<br>(Pin D/F 16)<br>(Pin C 20)   | -     | 1.0  | μΑ    |
| 12<br>to<br>20 | Input Current<br>Low Level   | I <sub>IL</sub> | 3009           | 4(c) | $V_{IN}$ (Under Test) = 0Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 15Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | -     | -50  | nA    |
| 21<br>to<br>29 | Input Current<br>High Level  | ίн              | 3010           | 4(d) | $V_{IN}$ (Under Test) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>(Pins D/F 1-2-3-4-5-6-7-9-10)<br>(Pins C 1-2-4-5-6-7-9-11-12)   | •     | 50   | nA    |
| 30<br>to<br>34 | Output Voltage<br>Low Level  | V <sub>OL</sub> | 3007           | 4(e) | V <sub>IN</sub> (LOAD) = 15Vdc<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0Vdc<br>V <sub>OUT</sub> = Open<br>V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | -     | 0.05 | V     |
| 35<br>to<br>39 | Output Voltage<br>High Level | V <sub>ОН</sub> | 3006           | 4(f) | For Input Conditions see Table 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)   | 14.95 | -    | V     |

PAGE 29

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| No.            | CHARACTERISTICS  | SYMBOL           | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST  | LIM   | ITS | UNIT  |
|----------------|--|------------------|----------------|------|--|-------|-----|-------|
| .40.           | OT IT II INOT LITTLE THOU  | J I III DOL      | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)   | MIN   | MAX | 0.417 |
| 40<br>to<br>44 | Output Drive Current<br>N-Channel                                    | l <sub>OL1</sub> | -              | 4(g) | V <sub>IN</sub> (LOAD) = 5Vdc<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0Vdc<br>V <sub>OUT</sub> = 0.4Vdc<br>V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc<br>Note 4<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | 0.64  | •   | mA    |
| 45<br>to<br>49 | Output Drive Current<br>N-Channel                                    | I <sub>OL2</sub> | -              | 4(g) | $V_{IN}$ ( $\overline{LOAD}$ ) = 15Vdc<br>$V_{IN}$ (Remaining Inputs)<br>= 0Vdc<br>$V_{OUT}$ = 1.5Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 4<br>(Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)                   | 4.2   | -   | mA    |
| 50<br>to<br>54 | Output Drive Current<br>P-Channel                                    | l <sub>OH1</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT} = 4.6 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)  | -0.64 | -   | mA    |
| 55<br>to<br>59 | Output Drive Current<br>P-Channel                                    | I <sub>OH2</sub> | -              | 4(h) | For Input Conditions see Table 4(f) $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19)  | -4.2  | -   | mA    |
| 60             | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test)  | V <sub>IL1</sub> | -              | 4(a) | $V_{IL}$ = 1.5Vdc<br>$V_{IH}$ = 3.5Vdc<br>$V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc<br>Note 5   | 4.5   | -   | V     |
|                | Input Voltage<br>High Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IH1</sub> | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)   | -     | 0.5 |       |

PAGE 30

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| No.  | CHARACTERISTICS  | SYMBOL           | TEST<br>METHOD | TEST | TEST CONDITIONS<br>(PINS UNDER TEST   | LIM  | ITS  | V        |
|------|--|------------------|----------------|------|---|------|------|----------|
| 140. | OTIALIAOTERIOTIOS  | OTIVIDOL         | MIL-STD<br>883 | FIG. | D/F = DIP AND FP<br>C = CCP)  | MIN  | MAX  | Olvill   |
| 61   | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test)  | V <sub>IL2</sub> | -              | 4(a) | $V_{IL}$ = 4Vdc<br>$V_{IH}$ = 11Vdc<br>$V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc<br>Note 5  | 13.5 | 1    | <b>V</b> |
|      | Input Voltage<br>High Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IH2</sub> | -              |      | (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19)  | -    | 1.5  |          |
| 62   | Threshold Voltage<br>N-Channel                                       | V <sub>THN</sub> | -              | 4(i) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)   | -0.7 | -3.5 | V        |
| 63   | Threshold Voltage<br>P-Channel                                       | V <sub>THP</sub> | -              | 4(j) | Clear Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20) | 0.7  | 3.5  | V        |

PAGE 31

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - FUNCTIONAL TEST TABLE

| PATTERN  |   |        |   |   | -      | PIN    | NU     | MBE | RS     |        |        |        |    |    | D.C        | . SUP | PLY      |
|----------|---|--------|---|---|--------|--------|--------|-----|--------|--------|--------|--------|----|----|------------|-------|----------|
| No.      | 1 | 2      | 3 | 4 | 5      | 6      | 7      | 9   | 10     | 11     | 12     | 13     | 14 | 15 | 8          |       | 16       |
| 1        | 0 | 0      | 1 | 1 | 1      | 1      | 1      | 0   | 0      | Х      | Х      | Χ      | Х  | Х  | 0          | V     | DD       |
| 2        | 0 | 1      | 1 | 1 | 1      | 1      | 1      | 0   | 0      | 0      | 0      | 0      | 0  | 0  | 1          |       | 1        |
| 3        | 1 | 0      | 1 | 1 | 1      | 1      | 1      | 1   | 1      | 0      | 0      | 0      | 0  | 0  |            |       |          |
| 4        | 1 | 1      | 1 | 1 | 1      | 1      | 1      | 1   | 1      | 0      | 0      | 0      | 1  | 0  |            |       |          |
| 5        | 1 | 0      | 1 | 1 | 1      | 1      | 1      | 1   | 1      | 0      | 0      | 0      | 1  | 0  |            |       | 1 1      |
| 6        | 1 | 1      | 1 | 1 | 1      | 1      | 1      | 1   | 1      | 0      | 0      | 1      | 0  | 0  |            |       |          |
| 7        | 1 | 0      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 0      | 1      | 0  | 0  |            |       |          |
| 8        | 1 | 1      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 0      | 1      | 1  | 0  |            |       |          |
| 9        | 1 | 0      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 0      | 1      | 1  | 0  | 1          |       | 1 1      |
| 10       | 1 | 1      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 0      | 0  | 0  |            |       |          |
| 11       | 1 | 0      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 0      | 0  | 0  |            |       | 1 1      |
| 12       | 1 | 1      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 0      | 1  | 0  |            |       |          |
| 13       | 1 | 0      | 1 | 1 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 0      | 1  | 0  |            |       |          |
| 14       | 1 | 1      | 1 | 1 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 1      | 0  | 0  |            |       |          |
| 15       | 1 | 0      | 1 | 1 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 1      | 0  | 0  |            |       |          |
| 16       | 1 | 1      | 1 | 1 | 0      | 0      | 1      | 1   | 1      | 0      | 1      | 1      | 1  | 0  |            |       |          |
| 17       | 1 | 0      | 1 | 0 | 1      | 0      | 1      | 1   | 1      | 0      | 1      | 1      | 1  | 0  |            |       |          |
| 18       | 1 | 1      | 1 | 0 | 1      | 0      | 1      | 1   | 1      | 1      | 0      | 0      | 0  | 0  |            |       |          |
| 19       | 1 | 0      | 1 | 0 | 1      | 0      | 1      | 1   | 1      | 1      | 0      | 0      | 0  | 0  |            |       |          |
| 20       | 1 | 1      | 1 | 0 | 1      | 0      | 1      | 1   | 1      | 1      | 0      | 0      | 1  | 0  |            |       |          |
| 21       | 1 | 0      | 0 | 1 | 0      | 1      | 1      | 1   | 1      | 1      | 0      | 0      | 1  | 0  |            |       |          |
| 22       | 1 | 1      | 0 | 1 | 0      | 1      | 1      | 1   | 1      | 1      | 0      | 1      | 0  | 0  |            |       |          |
| 23       | 1 | 0      | 0 | 1 | 0      | 1      | 1      | 1   | 1      | 1      | 0      | 1      | 0  | 0  |            |       |          |
| 24       | 1 | 1      | 0 | 1 | 0      | 1      | 1      | 1   | 1      | 1      | 0      | 1      | 1  | 0  |            |       |          |
| 25       | 1 | 0      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 0      | 1      | 1  | 0  |            |       |          |
| 26       | 1 | 1      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 0      | 0  | 0  | 1          |       | 1 1      |
| 27       | 1 | 0      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 0      | 0  | 0  |            |       |          |
| 28       | 1 | 1      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 0      | 1  | 0  |            |       | ] ]      |
| 29       | 1 | 0      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 0      | 1  | 0  |            |       |          |
| 30       | 1 | 1      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 1      | 0  | 0  |            |       |          |
| 31<br>32 | 1 | 0      | 0 | 0 | 1      | 1      | 1      | 1   | 1      | 1      | 1      | 1      | 0  | 0  |            |       |          |
| 33       | 1 | 1<br>0 | 1 | 0 | 1      | ז<br>0 | 1      | 1   | 1<br>0 | 1      | 1      | 1      | 1  | 0  |            |       |          |
| 34       | 1 | 1      | 1 | 0 | 1      | 0      | 1      | 1   | 0      | 1      | 1      | 1      | 1  | 0  |            |       |          |
| 35       | 1 | 0      | 1 | 1 |        | 0      |        |     | 1      |        |        |        | 1  | 1  | <b> </b>   |       |          |
| 36       | 1 | 1      | 1 | 0 | 1<br>1 | 0      | 1<br>1 | 1   | 1      | 1<br>0 | 1<br>0 | 1<br>0 | 0  | 0  |            |       |          |
| 37       | 1 |        |   | 0 |        | 0      | 0      | 1   |        | 0      |        |        | 0  |    | <b>1</b> 1 |       |          |
| 38       |   | 0      | 1 |   | 1      |        |        | 1   | 1      |        | 0      | 0      |    | 0  |            |       |          |
| 39       | 1 | 1<br>0 | 1 | 0 | 1      | 0      | 0      | 1   | 1<br>0 | 0      | 0      | 0      | 0  | 0  |            |       | -        |
| 40       |   | 1      | 1 | 1 | 1      | 1      | 0      | 0   | 0      | 0      | 0      | 0      | 0  | 0  | <b>]</b>   |       |          |
| 41       | 1 |        | 1 | 1 | 1      | 1      | 0      | 0   |        | 1      | 1      | 1      | 1  | 0  |            |       |          |
|          | 0 | 0      | 1 | 1 | 1      | 1      | 0      | 0   | 0      | 1      | 1      | 1      | 1  | 0  |            |       |          |
| 42       | 0 | 1      | 1 | 1 | 1      | 1      | 0      | 0   | 0      | 0      | 0      | 0      | 0  | 0  | <b>,</b>   |       |          |
| 43       | 1 | 0      | 1 | 1 | 1      | 1      | 0      | 0   | 0      | 0      | 0      | 0      | 0  | 0  |            |       |          |
| 44       | 1 | 1      | 1 | 1 | 1      | 1      | 0      | 0   | 0      | 1      | 1      | 1      | 1  | 0  |            |       |          |
| 45       | 0 | 0      | 0 | 0 | 0      | 0      | 1      | 1   | 1      | 1      | 1      | 1      | 1  | 1  | <u> </u>   |       | <b>Y</b> |

PAGE 32

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

| PATTERN |   |   |   |   |   | PIN | I NU | MBE | RS |    |    |    |    |    | D.C. 8   | SUPPLY   |
|---------|---|---|---|---|---|-----|------|-----|----|----|----|----|----|----|----------|----------|
| No.     | 1 | 2 | 3 | 4 | 5 | 6   | 7    | 9   | 10 | 11 | 12 | 13 | 14 | 15 | 8        | 16       |
| 46      | 0 | 1 | 0 | 0 | 0 | 0   | 1    | 1   | 1  | 0  | 0  | 0  | 0  | 0  | 0        | $V_{DD}$ |
| 47      | 1 | 0 | 0 | 1 | 0 | 1   | 0    | 0   | 1  | 0  | 0  | 0  | 0  | 0  |          |          |
| 48      | 1 | 1 | 0 | 1 | 0 | 1   | 0    | 0   | 1  | 1  | 0  | 1  | 0  | 0  |          | 1 1      |
| 49      | 1 | 0 | 1 | 0 | 1 | 0   | 1    | 0   | 0  | 1  | 0  | 1  | 0  | 0  |          |          |
| 50      | 1 | 1 | 1 | 0 | 1 | 0   | 1    | 0   | 0  | 0  | 1  | 0  | 1  | 0  |          |          |
| 51      | 1 | 0 | 0 | 1 | 0 | 1   | 0    | 0   | 0  | 0  | 1  | 0  | 1  | 0  |          |          |
| 52      | 1 | 1 | 0 | 1 | 0 | 1   | 0    | 0   | 0  | 1  | 0  | 1  | 0  | 0  |          |          |
| 53      | 0 | 0 | 0 | 0 | 0 | 0   | 0    | 0   | 0  | 1  | 0  | 1  | 0  | 0  | <b>V</b> | <b>\</b> |

#### **NOTES**

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>, X = Don't Care.

# FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

| PATTERN |   |   |   |    | F  | N N | IUM | 3ER | 3  |    |    |    |    | l <sub>DD</sub> | D.C. S | UPPLY    |
|---------|---|---|---|----|----|-----|-----|-----|----|----|----|----|----|-----------------|--------|----------|
| No.     | 1 | 2 | 3 | 4  | 5  | 6   | 7   | 9   | 10 | 11 | 12 | 13 | 14 | TEST            | 8      | 16       |
| 1       | 0 | 0 | 1 | 1  | 1  | 1   | 0   | 1   | 1  | X  | Χ  | Х  | Х  |                 | 0      | $V_{DD}$ |
| 2       | 0 | 1 | 1 | 1  | 1  | 1   | 0   | 1   | 1  | 0  | 0  | 0  | 0  | 1               | 1      | 1        |
| 3       | 0 | 0 | 0 | 0  | 0  | 0   | 1   | 1   | 0  | 0  | 0  | 0  | 0  | 2               |        |          |
| 4       | 1 | 0 | 1 | 1  | 1  | 1   | 1   | 0   | 1  | 0  | 0  | 0  | 0  |                 |        |          |
| 5       | 1 | 1 | 1 | 1  | 1  | 1   | 1   | 0   | 1  | 1  | 1  | 1  | 1  | 3               |        |          |
| 6       | 1 | 0 | 0 | 0  | 0  | 0   | 0   | 1   | 0  | 1  | 1  | 1  | 1  | 4               |        |          |
| 7       | 1 | 0 | 0 | 1  | 1  | 1   | 1   | 0   | 1  | 1  | 1  | 1  | 1  |                 |        |          |
| 8       | 1 | 1 | 0 | 1  | 1  | 1   | 1   | 0   | 1  | 1  | 1  | 1  | 0  | 5               |        |          |
| 9       | 1 | 0 | 1 | 0  | 1  | 1   | 1   | 0   | 1  | 1  | 1  | 1  | 0  |                 |        |          |
| 10      | 1 | 1 | 1 | 0  | 1  | 1   | 1   | 0   | 1  | 1  | 1  | 0  | 1  | 6               |        |          |
| 11      | 1 | 0 | 1 | 1  | 0  | 1   | 1   | 0   | 1  | 1  | 1  | 0  | 1  |                 |        |          |
| 12      | 1 | 1 | 1 | 1  | 0  | 1   | 1   | 0   | 1  | 1  | 0  | 1  | 1  | 7               |        |          |
| 13      | 1 | 0 | 1 | 1  | 1  | 0   | 1   | 0   | 1  | 1  | 0  | 1  | 1  |                 | 1      |          |
| 14      | 1 | 1 | 1 | 1  | 1  | 0   | 1   | 0   | 1  | 0  | 1  | 1  | 1  | 8               |        |          |
| 15      | 1 | 1 | 1 | 1_ | 1_ | 0   | 1   | 0   | _1 | 0  | 1  | 1  | 1  | 9               | ∳      | ₩        |

# **NOTES**

- Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.


PAGE 33

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(c) - INPUT CURRENT LOW LEVEL

# FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




# **NOTES**

1. Each input to be tested separately.

# **NOTES**

1. Each input to be tested separately.

# FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



# **NOTES**

1. Each output to be tested separately.

PAGE 34

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE




TABLE 4(f)

| PATTERN |   |    | F  | NIN N | MUN | 3ERS | 3 |   |    | TEST     | D.C. SUPPLY     |          |  |
|---------|---|----|----|-------|-----|------|---|---|----|----------|-----------------|----------|--|
| No.     | 1 | 2  | 3  | 4     | 5   | 6    | 7 | 9 | 10 | IESI     | 8               | 16       |  |
| 1       | 1 | 0  | 1  | 1     | 1   | 1    | 0 | 0 | 1  | (NOTE 1) | V <sub>SS</sub> | $V_{DD}$ |  |
| 2       | 1 | 1_ | 1_ | 1_    | 1_  | 1_   | 0 | 0 | _1 |          | ₩               | <b>\</b> |  |

- Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.
   Test Pins 11, 12, 13, 14 and 15.




PAGE 35

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

# FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



# **NOTES**


1. Each output to be tested separately.


#### **NOTES**

1. Each output to be tested separately.

# FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 36

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

# FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




# **NOTES**

1. Each input to be tested separately.

# **NOTES**

1. Each input to be tested separately.

# FIGURE 4(m) - INPUT CAPACITANCE



# **NOTES**


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 37


ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



# **VOLTAGE WAVEFORMS**



# **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns,  $t_r = 500$ kHz.



PAGE 38

ISSUE 3

# TABLE 4 - PARAMETER DRIFT VALUES

| No.            | CHARACTERISTICS                   | SYMBOL           | SPEC. AND/OR<br>TEST METHOD | TEST CONDITIONS | CHANGE<br>LIMITS<br>(Δ) | UNIT |
|----------------|-----------------------------------|------------------|-----------------------------|-----------------|-------------------------|------|
| 3<br>to<br>11  | Quiescent Current                 | I <sub>DD</sub>  | As per Table 2              | As per Table 2  | + 150                   | nA   |
| 40<br>to<br>44 | Output Drive Current<br>N-Channel | l <sub>OL1</sub> | As per Table 2              | As per Table 2  | ± 15 (1)                | %    |
| 50<br>to<br>54 | Output Drive Current<br>P-Channel | Юн1              | As per Table 2              | As per Table 2  | ± 15 (1)                | %    |
| 62             | Threshold Voltage<br>N-Channel    | V <sub>THN</sub> | As per Table 2              | As per Table 2  | ± 0.3                   | V    |
| 63             | Threshold Voltage<br>P-Channel    | V <sub>THP</sub> | As per Table 2              | As per Table 2  | ±0.3                    | ٧    |

NOTESPercentage of limit value if voltage is the measurement function.

PAGE 39

ISSUE 3

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

| No. | CHARACTERISTICS  | SYMBOL           | CONDITION       | UNIT |
|-----|--|------------------|-----------------|------|
| 1   | Ambient Temperature  | T <sub>amb</sub> | + 125 (+0-5)    | °C   |
| 2   | Outputs - (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | V <sub>OUT</sub> | Open            | -    |
| 3   | Inputs - (Pins D/F 2-3-4-5-6)<br>(Pins C 2-4-5-6-7)            | V <sub>IN</sub>  | Ground          | Vdc  |
| 4   | Inputs - (Pins D/F 1-7-9-10)<br>(Pins C 1-9-11-12)             | V <sub>IN</sub>  | V <sub>DD</sub> | Vdc  |
| 5   | Positive Supply Voltage<br>(Pin D/F 16)<br>(Pin C 20)          | V <sub>DD</sub>  | 15              | Vdc  |
| 6   | Negative Supply Voltage<br>(Pin D/F 8)<br>(Pin C 10)           | V <sub>SS</sub>  | Ground          | Vdc  |

# **NOTES**

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

| No. | CHARACTERISTICS  | SYMBOL           | CONDITION    | UNIT |
|-----|--|------------------|--------------|------|
| 1   | Ambient Temperature  | T <sub>amb</sub> | + 125 (+0-5) | °C   |
| 2   | Outputs - (Pins D/F 11-12-13-14-15)<br>(Pins C 14-15-16-17-19) | V <sub>OUT</sub> | Open         | -    |
| 3   | Inputs - (Pins D/F 2-3-4-5-6)<br>(Pins C 2-4-5-6-7)            | V <sub>IN</sub>  | $V_{DD}$     | Vdc  |
| 4   | Inputs - (Pins D/F 1-7-9-10)<br>(Pins C 1-9-11-12)             | V <sub>IN</sub>  | Ground       | Vdc  |
| 5   | Positive Supply Voltage<br>(Pin D/F 16)<br>(Pin C 20)          | V <sub>DD</sub>  | 15           | Vdc  |
| 6   | Negative Supply Voltage<br>(Pin D/F 8)<br>(Pin C 10)           | V <sub>SS</sub>  | Ground       | Vdc  |

# **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 40

ISSUE 3

# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

| No. | CHARACTERISTICS   | SYMBOL           | CONDITIONS                    | UNIT |
|-----|---|------------------|-------------------------------|------|
| 1   | Ambient Temperature   | T <sub>amb</sub> | +125 (+0-5)                   | °C   |
| 2   | Outputs - (Pins D/F 11-12-13-14-15) (Pins C 14-15-16-17-19) | V <sub>OUT</sub> | V <sub>DD/2</sub>             | Vdc  |
| 3   | Input - (Pin D/F 2)<br>(Pin C 2)                            | V <sub>IN</sub>  | V <sub>GEN</sub>              | Vac  |
| 4   | Inputs - (Pins D/F 3-4-5-6)<br>(Pins C 4-5-6-7)             | V <sub>IN</sub>  | Ground                        | Vdc  |
| 5   | Inputs - (Pins D/F 1-7-9-10)<br>(Pins C 1-9-11-12)          | V <sub>IN</sub>  | V <sub>DD</sub>               | Vdc  |
| 6   | Pulse Voltage   | V <sub>GEN</sub> | 0 to V <sub>DD</sub>          | Vac  |
| 7   | Pulse Frequency Square Wave                                 | f                | 50k ≤ f <1M<br>50% Duty Cycle | Hz   |
| 8   | Positive Supply Voltage<br>(Pin D/F 16)<br>(Pin C 20)       | V <sub>DD</sub>  | 15                            | Vdc  |
| 9   | Negative Supply Voltage<br>(Pin D/F 8)<br>(Pin C 10)        | V <sub>SS</sub>  | Ground                        | Vdc  |


#### NOTES

1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 41

ISSUE 3


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 42

ISSUE 3

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 43

ISSUE 3

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

PAGE 44

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING |   |                  |                |                 |                  |          |            |      |
|--|---|------------------|----------------|-----------------|------------------|----------|------------|------|
| No.  | CHARACTERISTICS   | SYMBOL           | SPEC. AND/OR   | TEST CONDITIONS | CHANGE<br>LIMITS |          |            | UNIT |
|  |   |                  | TEST METHOD    |                 | (Δ)              | MIN      | MAX        |      |
| 1  | Functional Test   | -                | As per Table 2 | As per Table 2  | -                | -        | -          | -    |
| 3<br>to<br>11  | Quiescent Current   | I <sub>DD</sub>  | As per Table 2 | As per Table 2  | ± 150            | -        | -          | nA   |
| 12<br>to<br>20   | Input Current<br>Low Level  | Ι <sub>ΙL</sub>  | As per Table 2 | As per Table 2  | -                | -        | -50        | nA   |
| 21<br>to<br>29   | Input Current<br>High Level   | l <sub>IH</sub>  | As per Table 2 | As per Table 2  | <b>-</b>         | -        | 50         | nA   |
| 30<br>to<br>34   | Output Voltage<br>Low Level   | V <sub>OL</sub>  | As per Table 2 | As per Table 2  | -                | -        | 0.05       | ٧    |
| 35<br>to<br>39   | Output Voltage<br>High Level  | V <sub>OH</sub>  | As per Table 2 | As per Table 2  | -                | 14.95    | -          | ٧    |
| 40<br>to<br>44   | Output Drive Current<br>N-Channel                                   | l <sub>OL1</sub> | As per Table 2 | As per Table 2  | ± 15 (1)         | -        | -          | %    |
| 45<br>to<br>49   | Output Drive Current<br>N-Channel                                   | l <sub>OL2</sub> | As per Table 2 | As per Table 2  | ± 15 (1)         | <b>-</b> | -          | %    |
| 50<br>to<br>54   | Output Drive Current<br>P-Channel                                   | Юн1              | As per Table 2 | As per Table 2  | ± 15 (1)         | <u>-</u> | -          | %    |
| 55<br>to<br>59   | Output Drive Current<br>P-Channel                                   | l <sub>OH2</sub> | As per Table 2 | As per Table 2  | ± 15 (1)         | -        | -          | %    |
| 60   | Input Voltage<br>Low Level<br>(Noise Immunity)<br>(Functional Test) | V <sub>IL1</sub> | As per Table 2 | As per Table 2  | -                | 4.5      | -          | V    |
|  | Input Voltage High Level (Noise Immunity) (Functional Test)         | V <sub>IH1</sub> |                |                 | -                | -        | 0.5        |      |
| 62   | Threshold Voltage<br>N-Channel                                      | V <sub>THN</sub> | As per Table 2 | As per Table 2  | ± 0.3            | -        | -          | ٧    |
| 63   | Threshold Voltage<br>P-Channel                                      | V <sub>THP</sub> | As per Table 2 | As per Table 2  | ± 0.3            | -        | <u>.</u> - | ٧    |

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 45

ISSUE 3

# **APPENDIX 'A'**

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATION  |
|----------------|---|
| Para. 4.2.3    | Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: |
|                | The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  |
| Para. 4.2.4    | Para. 9.21.1, Operating Life during Qualification Testing:<br>The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.                  |
| Para. 4.2.5    | Para. 9.21.2, Operating Life during Lot Acceptance Testing:<br>The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.                 |