

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 14 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDER AND OSCILLATOR, BASED ON TYPE 4060B ESCC Detail Specification No. 9204/052

# ISSUE 1 October 2002





# **ESCC Detail Specification**

PAGE	ii
ISSUE	1

# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 45

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 14 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDER AND OSCILLATOR, BASED ON TYPE 4060B

ESA/SCC Detail Specification No. 9204/052



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa mit	Avon



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**

	BOCOMENTATION CHANGE NOTICE			
Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	Item	DCR No.
Lotto	Date			2011101
		This Issue supersedes Iss	ue 2 and incorporates all modifications defined in	
		Revisions 'A', 'B' and 'C'	to Issue 2 and the changes agreed in the following	
		DCRs:-		
		Cover page	*	None
1		DCN DCN		None
		Para. 1.3	: New sentence added	221602
		Table 1(a)	: Variants 10 and 11 added	221565
		Table 1(b)	: No. 8, Maximum temperature amended	221602
		Figure 2(a)	: Side elevation corrected	221565
			: Dimension 'C' amended	221565
		Figure 2(c)	: In the drawing, Pin No. 20 location corrected	221550
Į.		Figure 2(e)	: New page added	221565
		Notes to Figures	: Title amended	221565
	1	Figure 3(a)	: Left-hand Title amended	221565
			: "SO" added to comparison Titles	221565
1	1	Para. 4.3.2	: SO package added to the text	221565
	İ	Para. 4.4.2	: SO package added to the text	221565
		Para. 4.5.2	: SO package added to the text	221565
	<u> </u>	Para. 4.8.6	: Last sentence deleted, new text added	221602
	į	Appendix 'A'	: Appendix added	221602
				1
1				•
Ĭ				
l				Į
1		1		
1		<b>I</b>		
Į.				
		1		<b>!</b>
ļ	l			
1				
[		l .		
1		į.		
		1		
1				
1				1
1	l	į		l
1				
ĺ	Į.			
1		Ì		]
	1			l
ľ		ì		]
	<u> </u>	<u> </u>		<u> </u>



PAGE 3

ISSUE 3

# **TABLE OF CONTENTS**

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	
1.4	Parameter Derating Information	5 5 5 5 5 5 5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4. <del>4</del> .2 4.5	Marking	17
4.5 4.5.1	General	17
4.5.1	Lead Identification	17
	The SCC Component Number	
4.5.3	•	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	42
4.8.1	Electrical Measurements on Completion of Environmental Tests	42
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	42
4.8.3	Electrical Measurements on Completion of Endurance Tests	42
4.8.4	Conditions for Operating Life Test	42
4.8.5	Electrical Circuits for Operating Life Tests	42
4.8.6	Conditions for High Temperature Storage Test	42



PAGE 4

ISSUE 3

		<u>Page</u>
TABLES	<u>}</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	37
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	38
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	38
5(c)	Conditions for Burn-in Dynamic	39
6	Electrical Measurements on Completion of Environmental Tests and	43
	at Intermediate Points and on Completion of EnduranceTesting	
FIGURE	<u>:s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Electrical Circuit for Burn-in Dynamic	41
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	45



PAGE 5

ISSUE 3

# 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 14 Stage Ripple-Carry Binary Counter/Divider and Oscillator, having fully buffered outputs, based on Type 4060B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

# 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

# 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

# 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

# 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

# 1.11 <u>INPUT PROTECTION NETWORK</u>

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE

ISSUE 3

6

# **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.i.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

# **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± lo	10	mA	Note 3
5	Device Dissipation	$P_{D}$	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

# NOTES

- 1. Device is functional from + 3V to + 15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE


ISSUE 3

7

# **FIGURE 2 - PHYSICAL DIMENSIONS**

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STWBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
Ε	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	į
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	Ì
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.62	
l	-	3.70	]
К	10.90	12.10	
e	1.27	TYPICAL	




PAGE

ISSUE 3

9

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVIENCIONO	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ŀ	1.14	1.50	

PAGE 11

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STWIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	1.27 TYPICAL	
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYI	9.00 TYPICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces


- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



PAGE 13

ISSUE 3

# FIGURE 3(a) - PIN ASSIGNMENT



# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 10 11 12 13 15 16 **CHIP CARRIER PIN OUTS** 10 12 14 15 16 17 19 20 2 5 6 11

# FIGURE 3(b) - TRUTH TABLE - COUNTER OPERATION

INF (NO							OUT	ΓPUT							
Φ1	RESET	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11	Q12	Q13	Q14
X1	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
X2	L	L	Н	Ĺ	L	L	L	L	L	L	L	L	L	L	L
ХЗ	L	н	Н	L	L	L	Ĺ	L	L	L	L	L	Ĺ	L	L
X4	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L
	etc.														
X	Н	L	L_	L	L	L	L	L_	L.	L	L	L	L	L	L


#### **NOTES**

- 1. State of counter advances one count on all negative transitions of each input pulse.
- 2. Q1 to Q3 and Q11 are internal only.
- 3. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.


PAGE 14

ISSUE 3

# FIGURE 3(c) - CIRCUIT SCHEMATIC



# FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 15

ISSUE 3

# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

P<sub>DSO</sub> = Single Output Power Dissipation

CKT = Circuit

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

# 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

# 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 3

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

# 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

# 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

# 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

# 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920405201B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appr	ppriate)

# 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

# 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

# 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	1 13 11
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	<del>-</del>
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	<u>-</u>
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μA
8 to 9	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	-	-50	nA
10 to 11	Input Current High Level	ΙΗ	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	-	50	nA
12 to 23	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Figure 4(e). $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-10-13-14-15) (Pins C 1-2-4-5-6-7-9-11-12-16-17-19)	-	0.05	V
24 to 35	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	For Input Conditions see Figure 4(f). V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	14.95	-	V



PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	eympol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
36 to 37	Output Drive Current N-Channel	l <sub>OL1A</sub>	-	4(g)	For Input Conditions see Figure 4(g). $V_{IH} = 5Vdc$ , $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.17	•	mA
38 to 47	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (Reset) = 5Vdc $V_{IN}$ ( $\phi$ 1) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	0.51	•	mA
48 to 49	Output Drive Current N-Channel	l <sub>OL2A</sub>	-	4(g)	For Input Conditions see Figure 4(g). $V_{IH} = 15Vdc$ , $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.45	-	mA
50 to 59	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (Reset) = 15Vdc $V_{IN}$ ( $\phi$ 1) = 0Vdc $V_{OUT}$ = 1.5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	3.4	-	mA
60 to 61	Output Drive Current P-Channel	I <sub>OH1A</sub>	-	4(h)	For Input Conditions see Figure 4(h). V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10) (Pins C 11-12)	-0.17	-	mA



PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
62 to 71	Output Drive Current P-Channel	l <sub>ОН1</sub>		4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-0.51	-	mA
72 to 73	Output Drive Current P-Channel	I <sub>OH2A</sub>	-	4(h)	For Input Conditions see Figure 4(h). $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	-0.45	-	mA
74 to 83	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-3.4	-	mA
	Input Voltage Low Level	V <sub>IL1</sub>			V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc	4.5	-	
84	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	<u>-</u>	4(a)	V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	<u>-</u>	0.5	V
	Input Voltage Low Level	V <sub>IL2</sub>			V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc	13.5	-	
85	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	-	1.5	V



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
86	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Reset Input at Ground. $\phi$ 1 connected to V <sub>DD</sub> . V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10 $\mu$ A (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
87	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Reset Input at Ground. $\phi$ 1 connected to V <sub>SS</sub> . V <sub>SS</sub> = $-5$ Vdc, I <sub>DD</sub> = $10\mu$ A (Pin D/F 16) (Pin C 20)	0.7	3.0	V
88 to 89	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = $-100\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 11-12) (Pins C 14-15)	-	-2.0	V
90 to 91	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30kΩ (Pins D/F 11-12) (Pins C 14-15)	3.0	-	V

# **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the  $\phi$ 1 input:  $V_p$  = 0Vdc to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.

PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	OLIADA OTERIOTION	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
92 to 93	Input Capacitance	C <sub>IN</sub>	3012	4(m)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 11-12) (Pins C 14-15)		7.5	pF
94	Propagation Delay High to Low (Reset to Q4)	t <sub>PHL</sub>	3003	4(n)	$V_{IN}$ ( $\phi$ 1) = Clock Generator $V_{IN}$ (Reset) = Pulse Generator $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F Pins C 12 to 7 15 to 9	ı	360	ns
95	Propagation Delay Low to High $(\phi 1 \text{ to Q4})$	<sup>t</sup> PLH	3003	4(n)	$V_{IN}$ ( $\phi$ 1) = Clock Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 <u>Pins D/F</u> <u>Pins C</u> 11 to 7 14 to 9	•	740	ns
96	Transition Time Low to High	t <sub>ТLН</sub>	3004	4(n)	$V_{IN}$ ( $\phi$ 1) = Clock Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 7) (Pin C 9)	•	150	ns
97	Transition Time High to Low	t <sub>THL</sub>	3004	4(n)	$V_{IN}$ ( $\phi$ 1) = Clock Generator $V_{IN}$ (Reset) = Pulse Generator $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 7) (Pin C 9)	•	150	ns
98	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	$V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{IN}$ (Reset) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 (Pin D/F 3) (Pin C 4)	3.5	-	MHz



PAGE 24

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	<b>.</b>	-
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	•
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μΑ
8 to 9	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	1	100	nA
10 to 11	Input Current High Level	ηн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	-	100	nA
12 to 23	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Figure 4(e). $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9-10-13-14-15) (Pins C 1-2-4-5-6-7-9-11-12-16-17-19)	-	0.05	>
24 to 35	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	For Input Conditions see Figure 4(f). V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	14.95	-	V



PAGE 25

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
36 to 37	Output Drive Current N-Channel	l <sub>OL1A</sub>	-	4(g)	For Input Conditions see Figure 4(g). V <sub>IH</sub> = 5Vdc, V <sub>OUT</sub> = 0.4Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.12	ı	mA
38 to 47	Output Drive Current N-Channel	l <sub>OL1</sub>	_	4(g)	$V_{IN}$ (Reset) = 5Vdc $V_{IN}$ ( $\phi$ 1) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	0.36	-	mA
48 to 49	Output Drive Current N-Channel	l <sub>OL2A</sub>	-	4(g)	For Input Conditions see Figure 4(g). $V_{IH} = 15Vdc$ , $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.32	•	mA
50 to 59	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$\begin{aligned} &V_{\text{IN}} \text{ (Reset)} = 15\text{Vdc} \\ &V_{\text{IN}}  (\phi 1) = 0\text{Vdc} \\ &V_{\text{OUT}} = 1.5\text{Vdc} \\ &V_{\text{DD}} = 15\text{Vdc},  V_{\text{SS}} = 0\text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-13-14-15)} \\ &\text{(Pins C 1-2-4-5-6-7-9-16-17-19)} \end{aligned}$	2.4	-	mA
60 to 61	Output Drive Current P-Channel	I <sub>OH1A</sub>	-	4(h)	For Input Conditions see Figure 4(h). V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10) (Pins C 11-12)	-0.12	-	mA



PAGE 26

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	014540755107100	0.44001	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	1 IN 19T
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
62 to 71	Output Drive Current P-Channel	<sup>І</sup> ОН1	-	4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-0.36	1	mA
72 to 73	Output Drive Current P-Channel	I <sub>OH2A</sub>	-	4(h)	For Input Conditions see Figure 4(h).  V <sub>OUT</sub> = 13.5Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 9-10)  (Pins C 11-12)	-0.32	•	mA
74 to 83	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-2.4	-	mA
	Input Voltage Low Level	V <sub>IL1</sub>			V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc	4.5	-	
84	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	-	0.5	V
	Input Voltage Low Level	V <sub>IL2</sub>			V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc	13.5	-	
85	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	e Immunity) tional Test) - Voltage V <sub>IH2</sub> _evel e Immunity)	4(a)	V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	-	1.5	V	



PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No. CHARACTERISTICS	CHADACTEDISTICS	SYMBOL	TEST METHOD	TEST	1 `	LIM	ITS	UNIT
	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J	
86	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Reset Input at Ground. $\phi$ 1 connected to $V_{DD}$ . $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu$ A (Pin D/F 8) (Pin C 10)	0.3	-3.5	V
87	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Reset Input at Ground. $\phi$ 1 connected to V <sub>SS</sub> . V <sub>SS</sub> = $-5$ Vdc, I <sub>DD</sub> = $10\mu$ A (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 28

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	<u>-</u>	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μΑ
8 to 9	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	•	-50	nA
10 to 11	Input Current High Level	ΊΗ	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 11-12) (Pins C 14-15)	-	50	nA
12 to 23	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	For Input Conditions see Figure 4(e). V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	-	0.05	V
24 to 35	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	For Input Conditions see Figure 4(f). V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	14.95	-	V



PAGE 29

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

N.	OLIADA OTEDIOTIOS	CVAROL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	C = CCP)		MIN	MAX	OIVIT
36 to 37	Output Drive Current N-Channel	I <sub>OL1A</sub>	-	4(g)	For Input Conditions see Figure 4(g). $V_{IH} = 5Vdc$ , $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.22	-	mA
38 to 47	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (Reset) = 5Vdc $V_{IN}$ ( $\phi$ 1) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	0.64	-	mA
48 to 49	Output Drive Current N-Channel	IOL2A	-	<b>4</b> (g)	For Input Conditions see Figure 4(g). $V_{IH} = 15Vdc$ , $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 9-10) (Pins C 11-12)	0.57	1	mA
50 to 59	Output Drive Current N-Channel	I <sub>OL2</sub>	_	4(g)	$V_{IN}$ (Reset) = 15Vdc $V_{IN}$ ( $\phi$ 1) = 0Vdc $V_{OUT}$ = 1.5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	4.2	-	mA
60 to 61	Output Drive Current P-Channel	Іон1а	-	4(h)	For Input Conditions see Figure 4(h).  V <sub>OUT</sub> = 4.6Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 9-10)  (Pins C 11-12)	-0.22	-	mA



PAGE 30

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	OLIADA OTEDIOTIO	CVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
62 to 71	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-0.64	-	mA
72 to 73	Output Drive Current P-Channel	Іон2а	-	4(h)	For Input Conditions see Figure 4(h).  V <sub>OUT</sub> = 13.5Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 9-10)  (Pins C 11-12)	- 0.57	•	mA
74 to 83	Output Drive Current P-Channel	I <sub>OH2</sub>	_	4(h)	$V_{IN}$ (Reset) = 0Vdc $V_{IN}$ ( $\phi$ 1) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-13-14-15) (Pins C 1-2-4-5-6-7-9-16-17-19)	-4.2	-	mA
	Input Voltage Low Level	V <sub>IL1</sub>			V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc	4.5	-	
84	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	<u>-</u>	4(a)	V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	-	0.5	V
	Input Voltage Low Level	V <sub>IL2</sub>			V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc	13.5	-	
85	(Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 10-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 12-16-17-19)	<u>-</u>	1.5	V



PAGE 31

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHANACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
86	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Reset Input at Ground. $\phi$ 1 connected to $V_{DD}$ . $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
87	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Reset Input at Ground. $\phi$ 1 connected to V <sub>SS</sub> . V <sub>SS</sub> = $-5$ Vdc, I <sub>DD</sub> = $10\mu$ A (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 32

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - FUNCTIONAL TEST TABLE

DATTERN							PIN	NUN	/BEF	RS					D.C. S	SUPPLY
PATTERN No.	1	2	3	4	5	6	7	9	10	11 (NOTE 3)	12	13	14	15	8	16
1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	V <sub>DD</sub>
2	0	0	0	0	0	0	0	0	1	0.	0	0	0	0	li	1
3	0	0	0	0	0	0	0	1	0	1	0	0	0	0		
4	0	0	0	0	0	0	0			0	1	0	0	0		
5	0	0	0	0	0	0	0	ŀ		0	0	0	0	0		
6	0	0	0	0	0	0	0			5461	0	0	0	0		
7	0	1	0	0	1	1	0			0	0	1	0	0		
8	0	1	0	0	1	1	0			5461	0	1	0	0		
9	1	0	1	1	0	0	1			0	0	0	1	1		
10	1	0	1	1	0	0	1			5461	0	0	1	1		<b>,</b>
11	1	1	1	1	1	1	1			0	0	1	1	1		
12	0	0	0	0	0	0_	0_			1	0	0	0	0	<b>V</b>	<b>V</b>

#### **NOTES**

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3. From pattern 6 onwards, the figure indicated in the "Pin 11" column is the total number of  $\phi$ 1 pulses that must be applied to obtain the indicated output conditions.

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN							PIN	NUN	/BEF	RS					I	D.C.	SUPPLY
No.	1	2	3	4	5	6	7	9	10	11 (NOTE 3)	12	13	14	15	I <sub>DD</sub> TEST	8	16
1	0	0	0	0	0	0	0	0	1	0	1	0	0	0		0	$V_{DD}$
2	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	ı	
3	0	0	0	0	0	0	0	1	0	5461	0	0	0	0			
4	1	0	1	0	1	1	0			0	0	1	0	0	2		
5	0	1	0	0	1	1	0			5461	0	1	0	0			
6	0	1	0	1	0	0	1	1		0	0	0	1	1	3		
7	1	0	1	1	0	0	1			5461	0	0	1	1			
8	1	1	1	1	1	1	1	İ		0	0	1	1	1	4	1 1	
9	0	0	0	0	0	0	0			0	0	0	0	0	5	_	<u> </u>

#### **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3. The figure indicated in the "Pin 11" column is the total number of  $\phi$ 1 pulses that must be applied to obtain the indicated output conditions.




PAGE 33


ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT



# FIGURE 4(d) - HIGH LEVEL INPUT CURRENT




#### **NOTES**

1. Each input to be tested separately.


#### **NOTES**

1. Each input to be tested separately.

# FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

- 1. Each output to be tested separately.
- 2. For  $\phi$ 0 Output (Pin 9):-V<sub>IN</sub> ( $\phi$ 1 and Reset) = 0Vdc.
- 3. For  $\overline{\phi}$ 0 Output (Pin 10):-V<sub>IN</sub>  $(\phi 1)$  = 15Vdc, V<sub>IN</sub> (Reset) = 0Vdc.
- 4. For all remaining outputs:- $V_{IN}(\phi 1) = 0Vdc$ ,  $V_{IN}(Reset) = 15Vdc$ .

#### **NOTES**


- 1. Each output to be tested separately.
- 2. For  $\phi$ 0 Output (Pin 9):-V<sub>IN</sub>  $(\phi$ 1) = 15Vdc, V<sub>IN</sub> (Reset) = 0Vdc.
- 3. For  $\overline{\phi}0$  Output (Pin 10):-V<sub>IN</sub> ( $\phi$ 1 and Reset) = 0Vdc.
- 4. For all remaining outputs:-  $V_{IN}$  ( $\phi$ 1) = Pulse Generator,  $V_{IN}$  (Reset) = 0Vdc.

PAGE 34


ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



# FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**

- 1. Each output to be tested separately.
- 2. For  $\Phi$ 0 Output (Pin 9):-V<sub>IN</sub> ( $\Phi$ 1 and Reset) = 0Vdc.
- 3. For  $\Phi$ 0 Output (Pin 10):-V<sub>IN</sub> ( $\Phi$ 1) = V<sub>IH</sub>, V<sub>IN</sub> (Reset) = 0Vdc.


# **NOTES**

- 1. Each output to be tested separately.
- 2. For  $\Phi$ 0 Output (Pin 9):-V<sub>IN</sub> ( $\Phi$ 1) = V<sub>IH</sub>, V<sub>IN</sub> (Reset) = 0Vdc.
- 3. For  $\overline{\Phi 0}$  Output (Pin 10):-V<sub>IN</sub> ( $\Phi 1$  and Reset) = 0Vdc.

# FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

# Φ1 INPUT OUTPUTS OPEN RESET INPUT VTHN VSS

# FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 35

ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

# FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




# **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

# FIGURE 4(m) - INPUT CAPACITANCE



# **NOTES**


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 36


ISSUE 3

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



# **VOLTAGE WAVEFORMS**



#### NOTES

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns,  $t_p = 1 \mu s$ ,  $R_l = 50 \Omega$ ,  $t_p = 500 kHz$ .



PAGE 37

ISSUE 3

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
36 to 37	Output Drive Current N-Channel	I <sub>OL1A</sub>	As per Table 2	As per Table 2	± 15 (1)	%
38 to 47	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
60 to 61	Output Drive Current P-Channel	loh1a	As per Table 2	As per Table 2	± 15 (1)	%
62 to 71	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	±15 (1)	%
86	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
87	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	V

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 38

ISSUE 3

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-10-13-14-15) (Pins C 1-2-4-5-6-7-9-11-12-16-17-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 11-12) (Pins C 14-15)	V <sub>IN</sub>	$V_{DD}$	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

# **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-10-13-14-15) (Pins C 1-2-4-5-6-7-9-11-12-16-17-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 11-12) (Pins C 14-15)	V <sub>IN</sub>	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 39

ISSUE 3

# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-10-13-14-15) (Pins C 1-2-4-5-6-7-9-11-12-16-17-19)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Input - (Pin D/F 11) (Pin C 14)	ViN	V <sub>GEN</sub>	Vac
4	Input - (Pin D/F 12) (Pin C 15)	V <sub>IN</sub>	Ground	Vdc
5	Pulse Voltage	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f	50k, 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc



PAGE 40

ISSUE 3


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 41

ISSUE 3

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 42

ISSUE 3

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

# 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

# 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 43

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

<del></del>			· · · · · · · · · · · · · · · · · · ·		01141105			
No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
NO.	OF ACTE NOTICE	OTIVIDOL	TEST METHOD	TEOT GONDINONG	(Δ)	MIN	MAX	ONT
1	Functional Test	-	As per Table 2	As per Table 2	-	ı	-	-
3 to 7	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 150	1	-	nA
8 to 9	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	<u>-</u>	<b>.</b>	50	nA
10 to 11	Input Current High Level	ІІН	As per Table 2	As per Table 2	-	-	50	nA
12 to 23	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
24 to 35	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
36 to 37	Output Drive Current N-Channel	I <sub>OL1A</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
38 to 47	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
48 to 49	Output Drive Current N-Channel	I <sub>OL2A</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
50 to 59	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
60 to 61	Output Drive Current P-Channel	l <sub>OH1A</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
62 to 71	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
72 to 73	Output Drive Current P-Channel	I <sub>OH2A</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
74 to 83	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 44

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS	L		UNIT
NO.	CHARACTERISTICS	STIMBOL	TEST METHOD	1231 GONDITIONS	(Δ)	MIN	MAX	CIVIT
84	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	•	4.5	1	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			-	-	0.5	
86	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	-	-	V
87	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	-	-	٧



PAGE 45

ISSUE 3

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.