

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT LATCH/4-TO-16-LINE DECODER, BASED ON TYPE 4515B

ESCC Detail Specification No. 9205/011

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT LATCH/4-TO-16-LINE DECODER, BASED ON TYPE 4515B

ESA/SCC Detail Specification No. 9205/011



space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	May 1993	Commens	I lest	
Revision 'A'	November 1994	Commens	A some	
Revision 'B'	April 2001	Sannott	Arm	



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev.	Rev.	CHANGE /			
Letter	Date	Reference	Item	DCR No.	
			es Issue 2 and incorporates all modifications defined in 2 and the following DCR's:-		
		Cover Page		None	
		DCN		None	
			: Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	23385	
		Table 1(a)	: Table amended	22398	
		Table 1(b)	: Lead Material and/or Finish amended: No. 9, package soldering temperatures changed	23465 22314	
		Table T(b)	: Notes - Note 6 added	22314	
		Figure 2(a)	: Table corrected	23247/	
ļ				23270	
		Figure 2(b)	: "CKT A" deleted from Title : Figure deleted in toto	22398	
			: Figure deleted in toto	22398	
1		Figure 2(d)	: Title amended to "2(c)" : Table corrected	22398 23247	
		Notes to Figures	: In Title and Note 1, 2(d) amended to "2(c)"	22398	
		Figure 3(b)	: "(See Notes)" deleted from Title	23520	
		,	: Truth Table and Notes deleted and new Truth Table and Notes added	23520	
		Figure 3(c)	: In Circuit A, entry deleted.	23520	
			: Drawing from Figure 3(d) Circuit A added and output logic coding corrected	23520	
		Figure 3(d)	: Drawing transferred to Figure 3(c) Circuit A and new drawing added	23520	
		Figures 3(c), (d), (e)	: Circuit A heading and Circuit B heading and drawing deleted	22398	
		Para. 4.2.2	: Deviation deleted, "None." added	22360/	
			D. C. C. and Later d. White are the state of	21048	
		Para. 4.2.4 Para. 4.2.5	Deviation deleted, "None." addedDeviation deleted, "None." added	22919 22919	
		Para. 4.2.5 Para. 4.4.2	: Material Type and Finishes amended	23465	
		Para. 4.5.2	: Third sentence amended to read "2(c)"	22398	
		Tables 2, 3(a), (b)	: Where applicable, Conditions format standardised	23520	
			: Nos. 1 and 2, in Conditions, "dc" added to voltage	23520	
			: Nos. 31 to 36, 63 to 78, 79 to 94, new Conditions added	23520	
		1	: Nos. 95 to 110, 111 to 126, Note No. corrected to "4"	23520	
	1	Table 2	: Nos. 131 to 136, Limits column amended	22398	
			: Nos. 137 to 142, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto		
			Nos. 149 and 151, Characteristics correctedNos. 149, 151, 153, 154, Conditions corrected	23520 23520	
			: Nos. 149, 151, 153, 154, Conditions corrected	23520	
	[, Conditions completed	23520	
		Figure 4(b)	: In Note 1, Ground amended to "V _{SS} "	23520	
			: Note sequence reversed	23520	
		Figure 4(e)	: Note 2 corrected	23520	
		Figures 4(e), (g)	: Input to "V _{DD} " marked "Strobe Input" added	23520	
L			: Input to "V _{SS} " marked "Inhibit Input" added	23520	



Rev. 'B'

PAGE 2A

ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		Figures 4(g), (h) Figures 4(i), (j) Figure 4(j) Figure 4(j) Figures 4(l), (n) Figures 4(l), (n) Figures 4(l), (n) Figure 4(n) Tables 5(a), (b) Table 5(a) Table 5(b) Table 5(b) Table 5(b) Figure 4(n) Table 5(b) Table 5(a) Table 5(b) Table 5(b) Table 5(b) Table 5(c) Table 5(c) Table 5(c) Table 5(c) Table 5(c) Table 5(c) Figure 4(n) Table 5(b) Figure 4(n) Table 5(a) Figure 4(n) Table 5(a) Table 5(a) Table 5(b) Figure 4(n) Table 5(a) Table 5(a) Table 5(b) Figure 4(n) Table 5(a) Table 5(b) Table 5(b) Table 5(b) Table 5(b) Table 5(c) Tabl	23076 23520 23520 22398 23520 23162 23520 23520 23520 23520 23520 23520 23520 23520 23520
'A'	Nov. '94	Table 6 : Nos. 63 to 78, "N-Channel" added to Characteristics P1. Cover Page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P16. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended	23520 None None 221049 23539 221049
'B'	Apr. '01	P1. Cover Page : Page count increased 1 P2A. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended : Note 1 rewritten P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand drawing Title amended : "SO" added to comparison Titles P16. Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text P43. Para. 4.8.6 : Last sentence deleted, new text added P45. Appendix 'A' : Appendix added	221602 None 221602 221602 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221602 221602



PAGE 3

ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3	Scope Component Type Variants Maximum Ratings	5 5 5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	15
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16 16
4.4.2 4.5	Lead Material and Finish Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for H.T.R.B. and Burn-in	17
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	17
4.8	Environmental and Endurance Tests	43
4.8.1	Electrical Measurements on Completion of Environmental Tests	43 43
4.8.2 4.8.3	Electrical Measurements at Intermediate Points during Endurance Tests	43
4.6.3 4.8.4	Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Test	43
4.8.5	Electrical Circuits for Operating Life Tests	43
4.8.6	Conditions for High Temperature Storage Test	43



Rev. 'B'

PAGE 4 ISSUE 3

45

<u>Page</u> **TABLES** Type Variants 6 6 Maximum Ratings Electrical Measurements at Room Temperature, d.c. parameters 18 Electrical Measurements at Room Temperature, a.c. parameters 22 Electrical Measurements at High Temperature 24 Electrical Measurements at Low Temperature 27 Parameter Drift Values 38 Conditions for Burn-in High Temperature Reverse Bias, N-Channels 39 Conditions for Burn-in High Temperature Reverse Bias, P-Channels 39 Conditions for Burn-in Dynamic 40 Electrical Measurements on Completion of Environmental Tests and 44 at Intermediate Points and on Completion of Endurance Testing

FIGURES

1(a)

1(b)

3(a)

3(b)

5(a)

5(b)

5(c)

2

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Electrical Circuit for Burn-in Dynamic	42

APPENDICES (Applicable to specific Manufacturers only)

Agreed Deviations for STMicroelectronics (F)



Rev. 'B'

ISSUE 3

5

PAGE

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Latch/4-to-16-Line Decoder, having fully buffered outputs, based on Type 4515B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'B'

ISSUE 3

6

PAGE

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l _{IN}	10	mA	-
4	D.C. Output Current	±I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
Е	13.84	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00 TYPICAL		
Q	0.45	0.55	2



PAGE 8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



NOTE 1

SYMBOL	MILLIM	NOTES	
STIVIDOL	MIN	MAX	NOTES
А	1.931	2.387	
a1	1.016	1.524	2
a2	0.274	0.340	
В	1.274	TYPICAL	3
b1	0.407	0.507	3
b2	0.229	0.304	3
С	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
е	2.413	2.667	4
e3	27.813	28.067	
F	14.859	15.367	
L	3.0	3.8	
K	12.6	13.0	
k1	12.6	13.0	



Rev. 'B'


ISSUE 3

9

PAGE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 28-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
BINILIVOIONO	MIN	MAX	140128
A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area; a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 24 pin packages : 22 spaces 28 terminal packages : 16 spaces

- 5. Index corner only.
- 6. Three non-index corners.




Rev. 'B'

PAGE 10A

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






Rev. 'B'

PAGE 11 ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

CHIP CARRIER PIN OUTS 1 2 3 5 6 7 8 9 10 12 13 14 15 16 17 19 20 21 22 23 24 26 27 28



PAGE 12

ISSUE 3

FIGURE 3(b) - TRUTH TABLE

INHIBIT	D	ATA II	NPUTS	3	SELECTED OUTPUT = L
INDIDII	4	3	2	1	(STROBE=H)
L	L	L	L	L	S0
L	L	L	L	Н	, S1
L	L	L	Н	L	S2
L	L	L	Н	Н	S3
L	L	Н	L	L	S4
L	L	Н	L	Н	S5
L	L	н	Н	L.	S6
L	L	Н	Н	Н	S 7
L	Н	L.	L	L	S8
L	Н	L	L	Н	S 9
L	Н	L	Н	L	S10
L	н	L	н	н	S 11
L	Н	Н	L	L	S12
L	Н	н	L	Н	S13
L	Н	Н	Н	L	S14
L	Н	Н	Н	Н	S15
Н	Х	Х	Х	Х	ALL OUTPUTS=H

NOTES


1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.



PAGE 13

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC



PAGE 14

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 15

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'B'

PAGE 16 ISSUE 3

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 17

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	92050	<u>0110</u> T	뱜
Detail Specification Number			
Type Variant, as applicable]	
Testing Level (B or C, as appropriate)			

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 18

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	ONANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONLI
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 18	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 12) (Pin C 14)	-	1.0	μА
19 to 24	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-50	nA
25 to 30	Input Current High Level	l _{ΙΗ}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	50	nA
31 to 46	Output Voltage Low Level	V _{OL}	3007	4(e)	Input Conditions as per Table 4(e) $V_{IH} = 15 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 15 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	-	0.05	V



PAGE 19

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
47 to 62	Output Voltage High Level	V _{ОН}	3006	4(f)	V_{IN} (Data Inputs) = 0Vdc V_{IN} (Strobe) = 15Vdc V_{IN} (Inhibit) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	14.95	-	V
63 to 78	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Input Conditions as per Table 4(e) $V_{IH} = 5 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 5 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ $Note \ 4$ (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	0.51	-	mA
79 to 94	Output Drive Current N-Channel	I _{OL2}	-	4 (g)	Input Conditions as per Table 4(e) $V_{IH} = 15 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 15 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	3.4	-	mA
95 to 110	Output Drive Current P-Channel	I _{ОН1}	-	4(h)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 5 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 5 \text{Vdc} \\ &V_{OUT} = 4.6 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	-0.51	-	mA



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
111 to 126	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Data Inputs) = 0Vdc V_{IN} (Strobe) = 15Vdc V_{IN} (Inhibit) = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	-3.4	-	mA
127	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-11-	4.5	-	V
127	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		4(a)	13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-	0.5	V
100	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(0)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5	13.5	-	V
128	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	-	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground: All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 12) (Pin C 14)	-0.7	-3.0	V
130	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Strobe Input at Ground: All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.0	V



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
131 to 136	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-2.0	V
137 to 142	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(1)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	3.0	-	V

PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINT
143 to 148	Input Capacitance	C _{IN}	3012	4(m)	V _{IN} (Not under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 6 (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	7.5	pF
149	Propagation Delay Low to High (Data 1 to S0)	[†] PLH1	3003	4(n)	V_{IN} (Under Test) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{IN} (Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 2 to 11 2 to 13	-	920	ns
150	Propagation Delay Low to High (Inhibit to S0)	tplH2	3003	4(n)	V_{IN} (Under Test) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{IN} (Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins D/F}{23 \text{ to } 11}$ $\frac{Pins C}{27 \text{ to } 13}$	-	450	ns
151	Propagation Delay High to Low (Data 1 to S0)	^t PHL1	3003	4(n)	$\begin{aligned} &V_{IN} \text{ (Under Test) = Pulse} \\ &Generator} \\ &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 5 \text{Vdc} \\ &V_{IN} \text{ (Strobe) = 5 Vdc} \\ &V_{IN} \text{ (All Other Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &V_{OD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &V_{OD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \end{aligned}$	-	920	ns
152	Propagation Delay High to Low (Inhibit to S0)	^t PHL2	3003	4(n)	$\begin{aligned} &V_{IN} \text{ (Under Test)} = \text{Pulse} \\ &\text{Generator} \\ &V_{IL} = 0 \text{Vdc}, \ V_{IH} = 5 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 5 \text{Vdc} \\ &V_{IN} \text{(All Other Inputs)} \\ &= 0 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{23 \text{ to } 11} &\frac{\text{Pins C}}{27 \text{ to } 13} \end{aligned}$	-	450	ns



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
153	Transition Time Low to High	t _{ТLН}	3004	4(n)	V_{IN} (Under Test) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{IN} (Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 11) (Pin C 13)	1	150	ns
154	Transition Time High to Low	tтнL	3004	4(n)	V_{IN} (Under Test) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{IN} (Strobe) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 11) (Pin C 13)	-	150	ns

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO	CHARACTERISTICS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
3 to 18	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 12) (Pin C 14)	-	30	μА
19 to 24	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-100	nA
25 to 30	Input Current High Level	lін	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	100	nA
31 to 46	Output Voltage Low Level	V _{OL}	3007	4(e)	Input Conditions as per Table 4(e) $V_{IH} = 15 V dc, \ V_{IL} = 0 V dc \\ V_{IN}(Strobe) = 15 V dc \\ V_{IN}(Inhibit) = 0 V dc \\ V_{OUT} = Open \\ V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) \\ (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)$	-	0.05	V

PAGE 25

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	EVMPOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
47 to 62	Output Voltage High Level	Vон	3006	4(f)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{OUT} = \text{Open} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	14.95	-	V
63 to 78	Output Drive Current N-Channel	I _{OL1}	-	4 (g)	Input Conditions as per Table 4(e) $V_{IH} = 5 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 5 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ $Note \ 4$ $(\text{Pins D/F } 4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}20})$ $(\text{Pins C } 5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}10\text{-}12\text{-}13\text{-}}15\text{-}16\text{-}17\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23})$	0.36	-	mA
79 to 94	Output Drive Current N-Channel	I _{OL2}	_	4(g)	Input Conditions as per Table 4(e) $V_{IH} = 15 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 15 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	2.4	-	mA
95 to 110	Output Drive Current P-Channel	I _{ОН1}	-	4(h)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 5 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 5 \text{Vdc} \\ &V_{OUT} = 4.6 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	-0.36	-	mA



PAGE 26

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
111 to 126	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{OUT} = 13.5 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	-2.4	1	mA
127	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-11-	4.5	-	٧
127	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-	0.5	•
128	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(0)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-11-	13.5	-	٧
120	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	- -	4(a)	(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-9-10-12-13-15-16-17-19-20-21-22-23)	-	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground: All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 12) (Pin C 14)	-0.3	-3.5	V
130	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Strobe Input at Ground: All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 27

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

-								
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.		1	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	1	,	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	,	-
3 to 18	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 12) (Pin C 14)	-	1.0	μ A
19 to 24	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-50	nA
25 to 30	Input Current High Level	ІН	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	50	nA
31 to 46	Output Voltage Low Level	V _{OL}	3007	4(e)	Input Conditions as per Table 4(e) $V_{IH} = 15 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 15 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	-	0.05	V



PAGE 28

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
47 to 62	Output Voltage High Level	V _{ОН}	3006	4(f)	V_{IN} (Data Inputs) = 0Vdc V_{IN} (Strobe) = 15Vdc V_{IN} (Inhibit) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	14.95	-	V
63 to 78	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Input Conditions as per Table 4(e) $V_{IH} = 5 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 5 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ $Note \ 4$ (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	0.64	•	mA
79 to 94	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Input Conditions as per Table 4(e) $V_{IH} = 15 \text{Vdc}, \ V_{IL} = 0 \text{Vdc}$ $V_{IN}(\text{Strobe}) = 15 \text{Vdc}$ $V_{IN}(\text{Inhibit}) = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)	4.2	-	mA
95 to 110	Output Drive Current P-Channel	¹ ОН1	-	4(h)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 5 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 5 \text{Vdc} \\ &V_{OUT} = 4.6 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	-0.64	-	mA



PAGE 29 ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
111 to 126	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$\begin{split} &V_{IN} \text{ (Data Inputs)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Strobe)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Inhibit)} = 15 \text{Vdc} \\ &V_{OUT} = 13.5 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 4} \\ &\text{(Pins D/F 4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20)} \\ &\text{(Pins C 5-6-7-8-9-10-12-13-15-16-17-19-20-21-22-23)} \end{split}$	-4.2	•	mA
127	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	_	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	4.5	-	>
12-1	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		Τ(ω)	11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-	0.5	•
128	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(0)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	13.5	-	٧
120	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	<u>-</u>	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground: All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 12) (Pin C 14)	-0.7	-3.5	٧
130	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Strobe Input at Ground: All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.5	V



PAGE 30

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS													D.C	. SUPPLY									
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	24
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	V_{DD}
2	1	0	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	ı
3	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1		1 1
4	0	0	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0	0	0		
5	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0	0	0		}
6	1	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0		
7	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1		1 1
8	0	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0		
9	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0		
10	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0		
11	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1		
12	0	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0		
13	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0		
14	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0		
15	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1		
16	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0		i l
17	0	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
18	1	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
19	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		
20	0	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		1 1
21	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
22	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
23	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		
24	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	
25	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
26	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
27	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		
28	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
29	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
30	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
31	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		
32	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	i i	
33	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0		
34	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0		
35	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1		
36	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0		
37	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0		
38	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	0		
39	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1		
40	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	0		
41	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	0		
42		0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0		
43	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1		
44	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0		
45	0	1	1	1	_1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	¥	¥



PAGE 31

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT'D)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONT'D)

PATTERN										PIN	ΝU	MBE	ERS										D.C	D.C. SUPPLY		
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	24		
46	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	0	V_{DD}		
47	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1		
48	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0		ĺ		
49	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0		ŀ		
50	1	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0				
51	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		j		
52	0	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0				
53	0	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0				
54	1	1	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0				
55	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
56	0	1	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0				
57	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0				
58	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0				
59	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
60	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0				
61	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0				
62	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0				
63	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
64	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0				
65	0	0	0	1	1	1	1_	1	1	1	1	1	1	0	1	1	1	1	1	0	0	0	V	₩		

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



PAGE 32

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS															D.C. SUPPLY								
PATTERN NO.	INPUTS							OUTPUTS																
	1	2	3	21	22	23	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	12	24
1	1	0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	Χ	Χ	Χ	Χ	Х	Χ	Vss	V_{DD}
2	1	1	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х		
3	1	0	1	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х		
4	1	1	1	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х		
5	1	0	0	1	0	0	Х	Χ	Х	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х		
6	1	1	0	1	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	X	Χ	Χ	Χ	Χ	Х		
7	1	0	1	1	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х		
8	1	1	1	1	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	Χ	Χ	Χ	Χ	X	Χ	Χ	, ;	
9	1	0	0	0	1	0	Х	Χ	Χ	X	Х		Χ	Х	X	Χ	X	Χ	X	Χ	Χ	X		
10	1	1	0	0	1	0	Х	Χ	Χ	Χ	Х	Χ	Χ	Х	X	Χ	Χ	Χ	Χ	X	Χ	Χ		
11	1	0	1	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х]]
12	1	1	1	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ		
13	1	0	0	1	1	0	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X		
14	1	1	0	1	1	0	Х	Х	Χ	Χ	Χ	Χ	Χ	Х	X	X	Χ	Χ	X	Χ	Χ	Χ		
15	1	0	1	1	1	0	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	X		
16	1	1	1	1	1	0	Х	Χ	Х	X	Χ	Χ	X	Χ	X	Х	X	Х	Χ	X	Х	Χ	₩	

NOTES

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.


PAGE 33


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT






NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

TABLE 4(e)

TEST	INPUT CONDITIONS				
NO.	D1	D2	D3	D4	
1	0	0	0	0	
2	1	0	0	0	
3	0	1	0	0	
4	1	1	0	0	
5	0	0	1	0	
6	1	0	1	0	
7	0	1	1	0	
8	1	1	1	0	
9	0	0	0	1	
10	1	0	0	1	
11	0	1	0	1	
12	1	1	0	1	
13	0	0	1	1	
14	1	0	1	1	
15	0	1	1	1	
16	1	1	1	1	




PAGE 34

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE




NOTES

1. Each output to be tested separately.

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.



PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.





PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME





NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



PAGE 38

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 18	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
63 to 78	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
95 to 110	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
129	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
130	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.

PAGE 39

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 21-22-23) (Pins C 24-26-27)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 1-2-3) (Pins C 1-2-3)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C	
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT} Open		-	
3	Inputs - (Pins D/F 21-22-23) (Pins C 24-26-27)	V _{IN}	V_{DD}	Vdc	
4	Inputs - (Pins D/F 1-2-3) (Pins C 1-2-3)	V _{IN}	Ground	Vdc	
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc	
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc	

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 40

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 2-3) (Pins C 2-3)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 21-22) (Pins C 24-26)	V _{IN}	V_{DD}	Vdc
5	Input - (Pin D/F 23) (Pin C 27)	V _{IN}	V _{GEN2}	Vac
6	Input - (Pin D/F 1) (Pin C 1)	V _{IN}	V _{GEN1}	Vac
7	Pulse Voltage	V_{GEN}	0 to V _{DD}	Vac
8	Pulse Frequency Square Wave	f GEN1 GEN2	50k≤f<1M 50%Duty Cycle 25k≤f<0.5M 50%Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc
10	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc



PAGE 41

ISSUE 3


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 42

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'B'

PAGE 43

ISSUE

4.8 ENVIRONMENTAL AND ENDURANCE TESTS

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 44

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		TERISTICS SYMBOL SPEC. AND/OR TEST CONDITIONS	SPEC AND/OR	TEST	CHANGE			UNIT
NO.	CHARACTERISTICS		CONDITIONS	LIMITS (Δ)	MIN	MAX		
1	Functional Test	-	As per Table 2	As per Table 2	<u>-</u>	-	-	-
3 to 18	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
19 to 24	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-	-	-50	nA
25 to 30	Input Current High Level	lін	As per Table 2	As per Table 2	÷	-	50	nA
31 to 46	Output Voltag Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	٧
47 to 62	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	٧
63 to 78	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
79 to 94	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
95 to 110	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	•	_	%
111 to 126	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
127	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-	-	0.5	
129	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3		-	٧
130	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	٧

NOTES1. Percentage of limit value if voltage is the measurement function.



Rev. 'B'

PAGE 45

ISSUE 3

Page 1 of 1

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.