

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC CMOS 8-STAGE SYNCHRONOUS STATIC SHIFT REGISTER,

BASED ON TYPE 4014B

ESCC Detail Specification No. 9306/014

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 51

INTEGRATED CIRCUITS, SILICON MONOLITHIC CMOS 8-STAGE SYNCHRONOUS STATIC SHIFT REGISTER,

BASED ON TYPE 4014B

ESA/SCC Detail Specification No. 9306/014



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa mit	Aom



PAGE

ISSUE 3

2

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This Issue superse Revisions 'A', 'B' a DCRs:- Cover page DCN Para. 1.3 Table 1(a) Table 1(b) Figure 2(a) Figure 2(c) Figure 2(e) Notes to Figures Figure 3(a) Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 Para. 4.8.6		DCR No.



PAGE 3

ISSUE 3

TABLE OF CONTENTS

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
1.11	input i rotestion Network	
2.	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	18
4.2.5	Deviations from Lot Acceptance Tests	19
4.3	Mechanical Requirements	19
4.3.1	Dimension Check	19
4.3.2	Weight	19
4.4	Materials and Finishes	19
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5	Marking	19
4.5.1	General	19
4.5.2	Lead Identification	19
4.5.3	The SCC Component Number	20
4.5.4	Traceability Information	20
4.6	Electrical Measurements	20
4.6.1	Electrical Measurements at Room Temperature	20
4.6.2	Electrical Measurements at High and Low Temperatures	20
4.6.3	Circuits for Electrical Measurements	20
4.7	Burn-in Tests	20
4.7.1	Parameter Drift Values	20
4.7.2	Conditions for HTRB and Burn-in	20
4.7.3	Electrical Circuits for HTRB and Burn-in	20
4.8	Environmental and Endurance Tests	48
4.8.1	Electrical Measurements on Completion of Environmental Tests	48
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	48
4.8.3	Electrical Measurements on Completion of Endurance Tests	48
4.8.4	Conditions for Operating Life Test	48
4.8.5	Electrical Circuits for Operating Life Tests	48
4.8.6	Conditions for High Temperature Storage Test	48
	- · · · · · · · · · · · · · · · · · · ·	



PAGE 4

ISSUE 3

TABLE		<u>Page</u>
TABLES	<u>5</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	21
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	43
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	44
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Conditions for Burn-in Dynamic	45
6	Electrical Measurements on Completion of Environmental Tests and	49
	at Intermediate Points and on Completion of Endurance Testing	
FIGUR	<u>es</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	17
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	46
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	46
5(c)	Electrical Circuit for Burn-in Dynamic	47
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	51



PAGE

5

ISSUE 3

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS 8-Stage Synchronous Static Shift Register having fully buffered outputs, based on Type 4014B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipping and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE (

ISSUE 3

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	. G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

					,,
NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 3

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a_2	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
θ ₂	7.62	8.12	
F	7.11	7.62	
	-	3.70	
к	10.90	12.10	
l	1.27	TYPICAL	




PAGE 9

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL




DIMENSIONS	MILLIMETRES		NOTES
DIVILIVOIONO	MIN	MAX	NOTES
А А1 В С С1 D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D' D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5



PAGE 10 ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN.	MAX.	
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	9.00 TYPICAL	
L.	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



TOP VIEW

TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS**



PAGE 14

ISSUE 3

FIGURE 3(b) - TRUTH TABLE

SERIAL OPERATION

	li	NPUTS		Ol	OUTPUTS			
n	СР	Serial Input	Pn	Q ₆	Q ₇	Q ₈		
1	님	D_1	L	Х	Х	Х		
2	7	D_2	L	Х	Χ	X		
3		D_3	L	Х	Χ	Χ		
6	7	Х	L	D ₁	Χ	Χ		
7	╽ <u>╶</u> ╴	Х	L	D_2	D_1	X		
8	上	Х	L	D ₃	D_2	D_1		
	긥	Х	Х	NO	CHA	NGE		

PARALLEL OPERATION

1]	NPUTS	O	UTPU1	rs	
n	СР	Serial Input	Pn	Q ₆	Q ₇	Q ₈
1	니니	X X	H X	P ₆ NO	P ₇ CHA	P ₈ NGE

Logic Level Definition: L = Low Level, H = High Level, X = Don't Care,
 Positive-going transition, = Negative-going transition,
 Dn = HIGH on LOW Data Input, n = Number of clock pulse transitions.



PAGE 15

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC

	V _{DD} FS									
	V _{SS}		First	: register	stage (one	of eight	t stages)			
Par Ser Cont.	V_{DD}		V _{DD}							
9	V _{SS} Par	PS	PS V _{SS}		V_{DD}			V_{DD}		To stage 2
	Input -1 7				V_{SS}			V _{SS}		
Ser Input *		PS PS	CL	CL	V _{DD}	<u>C</u> L	CL	V _{DD}		
11	V _{DD}	- PS	CL	CL	V _{SS}	CL	ζĹ	V _{SS}	OD O	
Clock * 10	V _{SS}	V _{DD}	are CL All ' are	connecte	substrates ed to V _{DD} . substrates ed to V _{SS} .		Buffered output for stages (Q H or v	Q ss	2(Q6) 12 (Q7) 3(Q8)


 $\overline{\mathsf{CL}}$



PAGE 16

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 17

ISSUE 3

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 18

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 19

ISSUE 3

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 20

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		930601401B
Detail Specification Number		
Type Variant, as applicable	,	
Testing Level (B or C, as appropriate)		

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	ITS	UNIT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	<u>-</u>	ł	•
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
8 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10- 11-13-14-15) (Pins C 1-5-6-7-9-11-12- 14-16-17-19)	-	-50	nA
19 to 29	Input Current High Level	ήн	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10- 11-13-14-15) (Pins C 1-5-6-7-9-11-12- 14-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Parallel/Serial Control Input: $V_{IH} = 15Vdc$ All Other Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-3-12) (Pins C 2-4-15)	-	0.05	V
33 to 35	Output Voltage High Level	V _{OH}	3006	4(f)	All Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-3-12) (Pins C 2-4-15)	14.95	-	V

PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	וואט
36 to 38	Output Drive Current N-Channel Parallel Mode	l _{OL1}	-	4(g)	Parallel/Serial Input: $V_{IH} = 5Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	0.51	1	mA
39 to 41	Output Drive Current N-Channel Parallel Mode	I _{OL2}	-	4(g)	$\begin{aligned} & \text{Parallel/Serial Input:} \\ & V_{\text{IH}} = 15 \text{Vdc} \\ & \text{All Other Inputs:} V_{\text{IN}} = 0 \text{Vdc} \\ & V_{\text{OUT}} = 1.5 \text{Vdc} \\ & V_{\text{DD}} = 15 \text{Vdc}, \\ & V_{\text{SS}} = 0 \text{Vdc} \\ & \text{Note 4} \\ & \text{(Pins D/F 2-3-12)} \\ & \text{(Pins C 2-4-15)} \end{aligned}$	3.4		mA
42 to 44	Output Drive Current P-Channel Parallel Mode	I _{OH1}	-	4(h)	All Inputs: $V_{IN} = 5Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	-0.51	-	mA
45 to 47	Output Drive Current P-Channel Parallel Mode	I _{OH2}	-	4(h)	All Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	-3.4	-	mA
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4/->	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5	-	V
48	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 2-3-12) (Pins C 2-4-15)		0.5	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIA DA OTEDIOTIOS	CVAADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(0)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 2-3-12)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins C 2-4-15)	-	1.5	V
50	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Serial In Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} =-10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	٧
51	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Serial In Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
52 to 62	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-4-5-6-7-9-10- 11-13-14-15) (Pins C 1-5-6-7-9-11-12- 14-16-17-19)	-	-2.0	V
63 to 73	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(1)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30K Ω (Pins D/F 1-4-5-6-7-9-10-11-13-14-15) (Pins C 1-5-6-7-9-11-12-14-16-17-19)	3.0	-	V



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
74 to 84	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not under Test) = 0Vdc V_{DD} = V_{SS} = 0Vdc Note 6 (Pins D/F 1-4-5-6-7-9-10-11-13-14-15) (Pins C 1-5-6-7-9-11-12-14-16-17-19)	1	7.5	pF
85	Propagation Delay Low to High Serial Mode at Clock	Ф LН	3003	4(n)	V_{IN} (Clock Input) = Pulse Generator Parallel/Serial Control: V_{IN} = 0Vdc Serial Input: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 P_{IDS} P_{ID	•	270	ns
86	Propagation Delay High to Low Serial Mode at Clock	tРН∟	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\mbox{Clock Input}) \; = \; \mbox{Pulse} \\ \mbox{Generator} \\ V_{IN} \; (\mbox{All Other Inputs}) \\ = \; 0 \mbox{Vdc} \\ V_{DD} = \; 5 \mbox{Vdc}, \; V_{SS} \; = \; 0 \mbox{Vdc} \\ \mbox{Notes 7 and 8} \\ \mbox{Pins D/F} \qquad \mbox{Pins C} \\ \mbox{10 to 3} \qquad \mbox{12 to 4} \end{array}$	-	270	ns
87	Transition Time Low to High	tт∟н	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 3) (Pin C 4)	•	150	ns
88	Transition Time High to Low	t _{THL}	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 3) (Pin C 4)	-	150	ns



PAGE 25

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	RACTERISTICS SYMBOL		TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
89	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 9 (Pin D/F 10) (Pin C 12)	3.0	-	MHz

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less (see Annexe I of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation time at change.
- 9. A Pulse having the following conditions shall be applied to the Clock Input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum Clock Frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



PAGE 26

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125 (+0-5) °C

NG	CUADACTERISTICS	OVAPO4	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	I INUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	-	ı
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	µА
8 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10-11-13-14-15) (Pins C 1-5-6-7-9-11-12-14-16-17-19)	-	-100	nA
19 to 29	Input Current High Level	lін	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10-11-13-14-15) (Pins C 1-5-6-7-9-11-12-14-16-17-19)	-	100	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Parallel/Serial Control Input: V_{IH} = 15Vdc All Other Inputs: V_{IL} = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-12) (Pins C 2-4-15)	-	0.05	V

PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125 (+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMI	TS	UNIT
			883	riu.	C = CCP)	MIN	MAX	
33 to 35	Output Voltage High Level	V _{ОН}	3006	4(f)	All Inputs: $V_{IH} = 15Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-3-12) (Pins C 2-4-15)	14.95	-	V
36 to 38	Output Drive Current N-Channel Parallel Mode	l _{OL1}	-	4(g)	Parallel/Serial Input: $V_{IH} = 5Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	0.36	ı	mA
39 to 41	Output Drive Current N-Channel Parallel Mode	l _{OL2}	-	4(g)	Parallel/Serial Input: $V_{IH} = 15Vdc$ All Other Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	2.4	ı	mA
42 to 44	Output Drive Current P-Channel Parallel Mode	l _{OH1}	-	4(h)	All Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D//F 2-3-12) (Pins C 2-4-15)	-0.36	-	mA
45 to 47	Output Drive Current P-Channel Parallel Mode	I _{OH2}	-	4(h)	All Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	-2.4	-	mA



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(0)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	-	V
48	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 2-3-12) (Pins C 2-4-15)		0.5	V
49	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 2-3-12)	13.5	-	
49	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins C 2-4-15)	ı	1.5	V
50	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Serial In Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	٧
51	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Serial In Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	OINIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	1	1.0	μА
8 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10- 11-13-14-15) (Pins C 1-5-6-7-9-11-12- 14-16-17-19)	-	-50	nA
19 to 29	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-4-5-6-7-9-10-11-13-14-15) (Pins C 1-5-6-7-9-11-12-14-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	Parallel/Serial Control Input: $V_{IH} = 15Vdc$ All Other Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-3-12) (Pins C 2-4-15)	-	0.05	V
33 to 35	Output Voltage High Level	V _{OH}	3006	4(f)	All Inputs: V_{IH} = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-12) (Pins C 2-4-15)	14.95	-	V



PAGE 30

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM			
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT	
36 to 38	Output Drive Current N-Channel Parallel Mode	l _{OL1}	-	4(g)	Parallel/Serial Input: $V_{IH} = 5 \text{Vdc}$ All Other Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	0.64	1	mA	
39 to 41	Output Drive Current N-Channel Parallel Mode	I _{OL2}	•	4(g)	Parallel/Serial Input: $V_{IH} = 15 \text{Vdc}$ All Other Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	4.2	-	mA	
42 to 44	Output Drive Current P-Channel Parallel Mode	l _{OH1}	-	4(h)	All Inputs: V_{IN} = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	-0.64	-	mA	
45 to 47	Output Drive Current P-Channel Parallel Mode	Іон2	-	4(h)	All Inputs: V_{IN} = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-3-12) (Pins C 2-4-15)	-4.2	-	mA	
48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 2-3-12)	4.5	-	V	
46	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 2-3-12) (Pins C 2-4-15)	-	0.5	• V	

PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	UNIT	
NO.	CHANACTERISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	1	4(0)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pige D/F 0.0.10)	13.5	-	V
49	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	•	4(a)	(Pins D/F 2-3-12) (Pins C 2-4-15)	-	1.5	V
50	Threshold Voltage N-Channel	V _{THN}	_	4 (i)	Serial In Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
51	Threshold Voltage P-Channel	V _{THP}	-	4 (j)	Serial In Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 32

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN						PIN	NUI	иве	RS						D.C. S	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	×	×	0	0	0	0	1	0	0	×	0	0	0	0	V_{DD}
2	0	0	0	0	0	0	0	1	1	0	.0	0	0	0		
3	1	0	0	1	1	1	1	1	1	0	0	1	1	1		
4	1	0	0	1	1	1	1	1	0	0	0	1	1	1		
5	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
6	0	0	0	0	0	0	0	0	1	1	0	0	0	0		
7	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
8	0	0	0	0	0	0	0	0	1	1	0	0	0	0		
9	0	0	0	0	0	0	0	0	1	0	0	0	0	0		:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	
11	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
12	0	0	0	0	0	0	0	0	1	1	0	0	0	0		
13	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
15	0	0	0	0	0	0	0	0	1	0	0	0	0	0		
16	0	0	0	0	0	0	0	0	1	1	0	0	0	0		
17	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
18	0	0	0	0	0	0	0	0	1	1	0	0	0	0		
19	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
21	0	1	0	0	0	0	0	0	1	0	0	0	0	0		
22	0	1	0	0	0	0	0	0	0	0	0	0	0	0		
23	0	1	0	0	0	0	0	0	1	0	1	0	0	0		
24	0	1	0	0	0	0	0	0	0	0	1	0	0	0		
25	0	1	1	0	0	0	0	0	1	0	1	0	0	0		
26	1	1	1	1	1	1	1	0	1	1	1	1	1	1		
27	1	1	1	1	1	1	1	0	0	1	1	1	1	1		
28	0	0	1	1	1	1	1	0	1	1	1	1	1	1		
29	0	0	1	1	1	1	1	0	1	0	1	1	1	1		
30	0	0	1	1	1	1	1	0	0	0	1	1	1	1		
31	1	1	1	1	1	1	1	0	1	0	0	1	1	1		
32	1	1	1	1	1	1	1	0	1	1	0	1	1	1		
33	1	1	1	1	1	1	1	0	0	1	0	1	1	1	Y	Y



PAGE 33

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

DATTERN			JURI				NUN								D.C.	SUPPLY
PATTERN NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
34	1	0	0	1	1	1	1	0	1	1	1	1	1	1	0	V_{DD}
35	1	0	0	1	1	1	1	0	1	0	1	1	1	1	1	1
36	1	0	0	1	1	1	1	0	0	0	1	1	1	1		
37	1	0	1	1	1	1	1	0	1	0	0	1	1	1		
38	1	0	1	1	1	1	1	0	1	1	0	1	1	1		ľ
39	1	0	1	1	1	1	1	0	0	1	0	1	1	1		
40	1	0	0	1	1	1	1	0	1	1	0	1	1	1		
41	1	0	0	1	1	1	1	0	1	0	0	1	1	1		
42	1	0	0	1	1	1	1	0	0	1	0	0	1-	1		
43	1	1	0	1	1	1	1	0	1	0	0	1	1	1		
44	1	1	0	1	1	1	1	0	1	1	0	1	1	1		
45	1	1	0	1	1	1	1	0	0	1	0	1	1	1		
46	1	0	0	1	1	1	1	0	1	1	1	0	1	1		
47	1	0	0	1	1	1	1	0	0	1	1	1	1	1		
48	1	1	1	1	1	1	1	0	1	1	0	1	1	1		
49	1	1	1	1	1	1	1	0	0	1	0	1	1	1		
50	1	0	0	1	1	1	1	0	1	1	1	1	1	1	\ \ \	
51	1	0	0	1	0	1	0	1	1	1	1	0	1	0		
52	1	0	0	1	0	1	0	1	0	1	1	0	1	0		
53	1	1	1	1	0	1	0	1	1	1	0	0	1	0		ĺ
54	1	1	1	1	0	1	0	1	0	1	0	0	1	0		
55	1	1	1	1	0	1	0	1	1	1	0	0	1	0		
56	1	1	1	1	0	1	0	0	1	1	0	0	1	0		
57	1	1	1	1	0	1	0	0	0	1	0	0	1	0		
58	1	0	0	1	0	1	0	0	1	1	1	0	1	0		
59	1	0	0	1	0	1	0	0	1	0	1	0	1	0		
60	1	0	0	1	0	1	0	0	0	0	1	0	1	0		
61	1	1	1	1	0	1	0	0	1	0	0	0	1	0		
62	1	1	1	1	0	1	0	0	1	1	0	0	1	0		}
63	1	1	1	1	0	1	0	0	0	1	0	0	1	0		
64	1	0	0	1	0	1	0	0	1	1	1	0	1	0		
65	1	0	0	1	0	1	0	0	1	0	1	0	1	0		
66	1	0	0	1	0	1	0	0	0	0	1	0	1	0		
67	1	1	1	1	0	1	0	0	1	0	0	0	1	0	*	Y

PAGE 34

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN		·				PIN	NUI	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
68	1	1	1	1	0	1	0	0	1	1	0	0	1	0	0	V_{DD}
69	1	1	1	1	0	1	0	0	0	1	,0	0	1	0		}
70	0	1	1	0	1	0	1	1	0	0	0	1	0	1		
71	0	1	1	0	1	0	1	1	0	0	0	1	0	1		
72	0	0	0	0	1	0	1	1	1	0	1	1	0	1		
73	0	0	0	0	1	0	1	1	0	0	1	1	0	1		
74	0	0	0	0	1	0	1	1	1	0	1	1	0	1		
75	0	0	0	0	0	0	0	0	1	1	1	0	0	0.		
76	0	0	0	0	0	0	0	0	0	1	1	0	0	0		İ
77	0	1	1	0	0	0	0	0	1	1	0	0	0	0		
78	0	1	1	0	0	0	0	0	0	1	0	0	0	0		
79	0	0	0	0	0	0	0	0	1	1	1	0	0	0		
80	0	0	0	0	0	0	0	0	0	1	1	0	0	0		
81	0	1	1	0	0	0	0	0	1	1	0	0	0	0		
82	0	1	1	0	0	0	0	0	1	0	0	0	0	0		
83	0	1	1	0	0	0	0	0	0	0	0	0	0	0		
84	0	0	0	0	0	0	0	0	1	0	1	0	0	0		
85	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
86	0	1	1	0	0	0	0	0	1	0	0	0	0	0		
87	0	1	1	0	0	0	0	0	0	0	0	0	0	0		Ì
88	0	1	0	0	0	0	0	0	1	0	1	0	0	0		l
89	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1 1	
90	0	1	1	0	0	0	0	0	1	0	1	0	0	0		ļ
91	0	1	1	1	1	1	1	1	1	0	1	0	0	0	!	
92	0	1	1	1	1	1	1	1	0	0	1	0	0	0		
93	0	0	0	1	1	1	1	1	1	0	0	0	0	0		
94	0	0	0	0	0	0	0	0	1	0	0	0	0	0]	
95	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
96	0	0	0	0	0	0	0	0	1	0	0	0	0	0		
97	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
98	0	1	0	0	0	0	0	0	1	0	0	0	0	0		
99	0	1	0	0	0	0	0	0	0	0	0	0	0	0		
100	0	1	0	0	0	0	0	0	1	0	1	0	0	0	*	Y



PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN						PIN	NUI	иве	RS						D.C	. SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
101	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	V_{DD}
102	0	1	1	0	0	0	0	0	1	0	1	0	0	0		
103	0	1	1	0	0	0	0	0	1	1	1	0	0	0		
104	0	1	1	0	0	0	0	0	0	1	1	0	0	0		
105	0	1	1	0	0	0	0	0	1	1	1	0	0	0		
106	0	1	1	0	0	0	0	0	0	1	1	0	0	0		
107	0	0	1	0	0	0	0	0	1	1	1	0	0	0		
108	0	0	1	1	1	0	0	1	1	0	1	1	1	0		
109	0	0	1	1	1	0	0	1	0	0	1	1	1	0		
110	0	1	0	1	1	0	0	1	1	0	0	1	1	0		
111	0	1	0	0	0	0	0	0	1	0	0	0	0	0		
112	0	1	0	0	0	0	0	0	0	0	0	0	0	0		
113	0	1	0	0	0	0	0	0	1	0	1	0	0	0		
114	0	1	0	0	0	0	0	0	0	0	1	0	0	0		
115	0	1	1	0	0	0	0	0	1	0	1	0	0	0		
116	0	1	1	0	0	0	0	0	0	0	1	0	0	0		
117	0	1	1	0	0	0	0	0	1	0	1	0	0	0		
118	0	1	1	0	0	0	0	0	0	0	1	0	0	0		
119	0	0	1	0	0	0	0	0	1	0	1	0	0	0		
120	0	0	1	0	0	0	0	0	0	0	1	0	0	0		
121	0	0	1	0	0	0	0	0	1	0	0	0	0	0		
122	0	0	1	0	0	0	0	0	0	0	0	0	0	0		\

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series shall be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care



PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

						PIN	NU I	MBE	RS						D.C. SUPPLY		
PATTERN NO.					IN	IPUT	s					OL	ITPU	ITS	D.C. 50	PPLY	
	1	4	5	6	7	9	10	11	13	14	15	2	3	12	8	16	
1	0	0	1	0	1	1	0	0	1	0	1	Х	Х	Х	V_{SS}	V_{DD}	
2	0	0	1	0	1	1	1	0	1	0	1	Х	Х	Х			
3	1	1	0	1	0	0	0	0	0	1	0	Х	Χ	Х			
4	1	1	0	1	0	1	1	1	0	1	0	Х	Χ	Х]]	
5	1	1	0	1_	0	0	0	1	0	1	0	Х	X	Х	₩	٧	

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD} , to clock until proper state is obtained

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD} , to clock until proper state is obtained




PAGE 38

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD}, to clock until proper state is obtained

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



- 1. Each output to be tested separately.
- Apply pulses, 0Vdc to V_{DD}, to clock until proper state is obtained

PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 40

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.




PAGE 41

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100KHz to 1MHz

PAGE 42


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



- 1. Pulse Generator CLOCK INPUT.
- 2. $V_P = 0$ to V_{DD} , t_r and $t_f \le 15 ns$, f = 500 KHz.



PAGE 43

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
36 to 38	Output Drive Current N-Channel Parallel Mode	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
42 to 44	Output Drive Current P-Channel Parallel Mode	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
50	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	٧
51	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 44

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-12) (Pins C 2-4-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-4-5-6-7) (Pins C 1-5-6-7-9)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 9-10-11-13-14-15) (Pins C 11-12-14-16-17-19)		V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-12) (Pins C 2-4-15)		V _{OUT}	Open	-
3	Inputs -	Inputs - (Pins D/F 1-4-5-6-7) (Pins C 1-5-6-7-9)		V_{DD}	Vdc
4	Inputs -	(Pins D/F 9-10-11-13-14-15) (Pins C 11-12-14-16-17-19)	V _{IN}	Ground	Vdc
5	Positive S (Pin D/F 1 (Pin C 20)	•	V _{DD}	15	Vdc
6	Negative 5 (Pin D/F 8 (Pin C 10)		V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 45

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-12) (Pins C 2-4-15)	V _{OUT}	V _{DD/2}	Vdc
3	Input - (Pin D/F 11) (Pin C 14)	V _{IN}	V _{GEN}	Vac
4	Input - (Pin D/F 10) (Pin C 12)	V _{IN}	V _{GEN/2}	Vac
5	Inputs - (Pins D/F 1-4-5-6-7-9-13-14-15) (Pins C 1-5-6-7-9-11-16-17-19)	V _{IN}	Ground	Vdc
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f	50K ≤ f < 1M 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES 1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.



PAGE 46


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 47

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 48

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 49

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	NO. CHARACTERISTICS		SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	CIVIT
1	Functional Test	-	As per Table 2	As per Table 2	-	,	-	-
3 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	•	-	nA
8 to 18	Input Current Low Level	կլ	As per Table 2	As per Table 2	-	-	-50	nA
19 to 29	Input Current High Level	liH	As per Table 2	As per Table 2	2 =	-	50	nA
30 to 32	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
33 to 35	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	٧
36 to 38	Output Drive Current N-Channel Parallel Mode	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
39 to 41	Output Drive Current N-Channel Parallel Mode	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
42 to 44	Output Drive Current P-Channel Parallel Mode	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
45 to 47	Output Drive Current P-Channel Parallel Mode	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%

NOTES 1. Percentage of limit value if voltage is the measurement function



PAGE 50

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO	NO. CHARACTERISTICS		SPEC. AND/OR	TEST	CHANGE LIMITS		UNIT	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	1
48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	Ao Day Table O	As Per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As Per Table 2	AS Per Table 2	-	-	0.5	V
50	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧
51	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	<u>.</u>	-	٧



PAGE 51

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.