

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DUAL 4-STAGE STATIC SHIFT REGISTER,

WITH SERIAL INPUT/PARALLEL OUTPUT

BASED ON TYPE 4015B

ESCC Detail Specification No. 9306/015

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 49

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS DUAL 4-STAGE STATIC SHIFT REGISTER,

WITH SERIAL INPUT/PARALLEL OUTPUT

BASED ON TYPE 4015B

ESA/SCC Detail Specification No. 9306/015

space components coordination group

		Approved by							
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy						
Issue 3	April 2001	San mitte	Arm						
		<u> </u>							




ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

	See	ESA/SCC Detail Specification No. 9306/015		PAGE ISSUE	3 3
	-				
1.	<u>GENERAL</u>			<u>F</u>	⁵ 2ge 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11	Scope Component Type Variat Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Networ	ormation .			5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	IENTS			17
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND L	INITS		17
4.	REQUIREMENTS				17
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.8.3\\ 4.8.4\end{array}$	Electrical Measuremen Circuits for Electrical M Burn-in Tests Parameter Drift Values Conditions for H.T.R.B Electrical Circuits for H Environmental and Enc Electrical Measuremen Electrical Measuremen Electrical Measuremen Conditions for Operatin	I In-process Controls roduction Tests a Tests cation Tests ceptance Tests nts wh Number ts ts at Room Temperature ts at High and Low Temperatures leasurements . and Burn-in I.T.R.B. and Burn-in lurance Tests ts on Completion of Environmental Tests ts at Intermediate Points during Endurance ts on Completion of Endurance Tests ig Life Test	e Tests		17 17 17 17 17 17 18 18 18 18 18 18 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19
4.8.5 4.8.6	Electrical Circuits for C Conditions for High Te	perating Life Tests mperature Storage Test			47 47



TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	42
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Conditions for Burn-in Dynamic	44
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting	48

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Burn-in Dynamic	46
APPE	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)

49



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 4-Stage Static Shift Register, with Serial Input and Parallel Output, having fully buffered outputs, based on Type 4015B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As Per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u> As per Figure 3(b).

1.8

CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	±IIN	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS} .
- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Н

Α

Н

No. 9306/015

FIGURE 2 - PHYSICAL DIMENSIONS




SYMBOL	MILLIM	NOTES		
STNBOL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.102	0.152	3	
E	8.76	9.01		
F	1.27	TYPICAL	4	
G	0.38	0.48	3	
н	6.0	-	3	
L	18.75	22.0		
м	0.33	0.43		
N	4.31	TYPICAL		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIME	NOTES		
STIVIDUL	MIN	MAX	NOTES	
A	2.10	2.54		
a ₁	3.0	3.7		
a ₂	0.63	1.14	2	
В	1.82	2.23		
b	0.40	0.50	3	
b ₁	0.20	0.30	3	
D	18.79	19.20		
E	7.36	7.87		
е	2.41	2.67	4	
e ₁	17.65	17.90		
e ₂	7.62	8.12		
F	7.11	7.62		
1	-	3.70		
к	10.90	12.10		
l	1.27	TYPICAL		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTES		
STIVIDUL	MIN	MAX	NOTES	
A	2.10	2.71		
a1	3.00	3.70		
a2	0.63	1.14	2	
В	1.82	2.39		
b	0.40	0.50	3	
b1	0.20	0.30	3	
D	20.06	20.58		
Е	7.36	7.87		
е	2.54 T	YPICAL	4	
e1	17.65	17.90		
e2	7.62	8.12		
F	7.29	7.70		
1	-	3.83		
к	10.90	12.10		
l	1.14	1.50		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES					
STIVIDUL	MIN.	MAX.	NOTES				
Ā	6.75	7.06					
В	9.76	10.14					
С	1.49	1.95					
D	0.102	0.152	3				
E	8.76	9.01					
F	1.27 TY	PICAL	4				
G	0.38	0.48	3				
Н	0.60	0.90	3				
K	9.00 TY	9.00 TYPICAL					
L	10	10.65					
M	0.33	0.43					
N	4.31 TY						



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces
 - 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE

C	CL	D	R	Q ₁	Q _n
	[0	0	0	Q _n -1
	l	1	0	1	Q _n -1
	l	Х	0	Q ₁	Q _n - (No. Change)
	x	Х	1	0	0

Logic Level Definition: 0 = Low Level, 1 = High Level, X = Don't Care, NOTES 1. 2.

 \int = Positive-going transition, 1 = Negative-going transition



ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC (ONE REGISTER)







FIGURE 3(d) - FUNCTIONAL DIAGRAM (ONE REGISTER)









FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage P_{DSO} = Single Output Power Dissipation

CKT = Circuit

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125 °C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>930601501B</u>
Detail Specification Number		
Type Variant, as applicable	······	I

Testing Level (B or C, as appropriate)-

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN_TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	µА
6 to 11	Input Current Low Level	ΙL	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	-50	nA
12 to 17	Input Current High Level	lιH	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	50	nA
18 to 25	Output Voltage Low Level	V _{OL}	3007	4(e)	Register Under Test: Reset Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.05	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
26 to 33	Output Voltage High Level	V _{OH}	3006	4(f)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	14.95	-	V
34 to 41	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	0.51	-	mA
42 to 49	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	3.4	-	mA



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
50 to 57	Output Drive Current P-Channel	IOH1	-	4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 5Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-0.51		mA
58 to 65	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 13.5Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-3.4	-	mA
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4 (a)	$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	4.5	-	v
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	+ (a)	(Fins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.5	v
67	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4 (a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	-r (a)	(Fins D) 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	1.5	



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
68	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	v
69	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
70 to 75	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	-2.0	V
76 to 81	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(l)	V _{IN} (Under Test) = 6Vdc V _{SS} = Open, R = 30KΩ (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	3.0	-	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAU I ENIS 1103	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
82 to 87	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	7.5	pF
88	Propagation Delay Low to High	ţριμ	3003	4(n)	$ \begin{array}{l} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ Reset \; Input: \; V_{IN} = 0 V dc \\ V_{IN} \; (All \; Other \; Inputs) \\ = \; 5 V dc \\ V_{DD} = \; 5 V dc, \; V_{SS} = 0 V dc \\ Notes \; 7 \; and \; 8 \\ \hline \frac{Pins \; D/F}{9 \; to \; 4} \frac{Pins \; C}{11 \; to \; 5} \end{array} $	-	270	ns
89	Propagation Delay High to Low	tρhl	3003	4(n)		-	270	ns
90	Transition Time Low to High	tτιΗ	3004	4(n)	$V_{IN} (Reset) = Pulse$ Generator $V_{IN} (All Other Inputs)$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 4) (Pin C 5)	-	150	ns
91	Transition Time High to Low	t⊤н∟	3004	4(n)	$V_{IN} (Reset) = Pulse$ Generator $V_{IN} (All Other Inputs)$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 4) (Pin C 5)	-	150	ns
92	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 9 (Pin D/F 9) (Pin C 11)	3.0	-	MHz



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4 (a).

 $V_{OH} \ge V_{DD} - 0.5 V dc$ $V_{OL} \le 0.5 V dc$.

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Figure 4(a) and measure propagation time at change.
- 9. A pulse, having the following conditions, shall be applied to the Clock Input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
6 to 11	Input Current Low Level	ΙL	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	-100	nA
12 to 17	Input Current High Level	lıH	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	100	nA
18 to 25	Output Voltage Low Level	Vol	3007	4(e)	Register Under Test: Reset Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.05	V



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
26 to 33	Output Voltage High Level	V _{OH}	3006	4(f)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	14.95	•	V
34 to 41	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	0.36	-	mA
42 to 49	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 1.5Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	2.4	-	mA



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
50 to 57	Output Drive Current P-Channel	Юнт		4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 5Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-0.36		mA
58 to 65	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 13.5Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-2.4		mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(0)	$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	4.5	-	v
66	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	- 4(a)	(Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.5	
67	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	- 4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	(u)	(Pins C 2-4-5-6-12-14-15- 16)	-	1.5	



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		UTINDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	onn
68	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	v
69	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
6 to 11	Input Current Low Level	ΙL	3009	4(c)	V_{IN} (Under Test) = 0Vdc All Other Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	-50	nA
12 to 17	Input Current High Level	lιΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc All Other Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	-	50	nA
18 to 25	Output Voltage Low Level	V _{OL}	3007	4(e)	Register Under Test: Reset Input: $V_{IN} = 15Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = Open$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.05	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
26 to 33	Output Voltage High Level	Voн	3006	4(f)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IN} = 15$ Vdc Remaining Inputs: $V_{IL} = 0$ Vdc $V_{OUT} = 0$ pen Other Register: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	14.95		V
34 to 41	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	0.64	-	mA
42 to 49	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Register Under Test: Reset Input: $V_{IN} = 15$ Vdc Remaining Inputs: $V_{IN} = 0$ Vdc $V_{OUT} = 1.5$ Vdc Other Register: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	4.2	-	mA



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
50 to 57	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 5Vdc$ Remaining Inputs: $V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ Other Register: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-0.64		mA
58 to 65	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Register Under Test: Clock Input = Pulse Generator Data Input: $V_{IH} = 15$ Vdc Remaining Inputs: $V_{IL} = 0$ Vdc $V_{OUT} = 13.5$ Vdc Other Register: $V_{IN} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-4.2	-	mA
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-		$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	4.5	-	v
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4 (a)	(Pins D/F 2-3-4-5-10-11- 12-13) (Pins C 2-4-5-6-12-14-15- 16)	-	0.5	V
67	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2} -		4 (a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-10-11-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	- (u)	(Pins C 2-4-5-6-12-14-15- 16)	-	1.5	



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS		MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
68	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
69	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS									D.C	. SUPF	PLY					
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	1	6
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \\ 32 \\ 33 \\ 34 \\ 35 \\ 36 \\ 37 \\ 38 \\ 39 \\ 40 \\ 41 \\ 42 \\ 43 \\ 44 \\ 45 \\ \end{array} $	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	000000000000000000000000000000000000000	000000000000000000000000000000000000000	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $		$\begin{array}{c} 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\$	$\begin{array}{c} 1\\ 1\\ 1\\ 1\\ 1\\ 0\\ 1\\ 0\\ 1\\ 0\\ 1\\ 0\\ 1\\ 0\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	000000000000000000011000000001111111111	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $		001000000000001110000000001111111111111	O	VE	

NOTES: See Page 36.



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN						PIN	I NU	MBE	RS						D.C	. SL	JPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
46 47	1	1	0 1	1	1	0 0	1	0	0	1	1	1	0 0	1 1	0		V _{DD}
47 48	1	1	1	1	1	0	1	ò	ŏ	1	1	1	Ő	1			
49	1	1	1	1	1	ŏ	1	1	1	1	i	1	ŏ	1			
50	1	1	1	1	1	Ō	Ō	1	1	1	1	1	Ō	1			
51	1	1	1	1	1	0	0	0	1	1	1	1	0	1			
52	1	1	1	1	0	0	0	1	1	1	1	1	0	1			1
53	1	1	1	1	0	0	1	1	1	1	1	1	0	1			
54	1	1	1	1	0	0	1	0	1	1	1	1	0	1	1		
55	1	1	1	0	1	0	1	1	1	1	1	1	0	1			
56	1	1	1	0	1	0	1	0	1	1	1	1	0	1			1
57	1	1	0 0	1 1	1 1	0 0	1 1	1 0	1 1	1 1	1	1 1	0 0	1			
58 59	1	1	1	1	1	0	1	1	0	1	1	1	0	1			
59 60	1	1	1	1	1	0	1	ò	0	1	1	1	0	1			
61	1	1	1	1	1	ŏ	i	1	1	i	i	1	ŏ	1			
62	1	1	1	1	1	ŏ	1	1	1	1	1	1	ŏ	Ó			
63	Ō	1	1	1	1	Õ	1	1	1	1	1	1	Ō	Ō			
64	1	1	1	1	1	Ő	1	1	1	1	1	0	0	0			
65	1	1	1	1	1	0	1	1	1	1	1	0	0	1			
66	0	1	1	1	1	0	1	1	1	1	1	0	0	1			
67	1	1	1	1	1	0	1	1	1	1	0	1	0	1			
68	0	1	1	1	1	0	1	1	1	1	0	1	0	1			
69	1	1	1	1	1	0	1	1	1	0	1	1	0	1			
70	0	1	1	1	1	0	1	1	1	0	1	1	0	1			
71	1 0	0 0	1	1	1	0	1	1 1	1	1 1	1 1	1 1	0 0	1 1			
72 73	1	1	1 1	1 1	1 1	0 0	1 1	1	1 1	1	1	1	0	1			
73	1	1	Ö	ò	0	1	1	1	ò	1	1	1	ŏ	1			
74 75	1	1	Ő	Ő	0	Ö	1	1	Ő	1	i	1	0	1	[]		
76	1	ò	ŏ	ŏ	ŏ	ŏ	1	i	ŏ	ò	ò	ò	1	1			
77	1	ŏ	ŏ	õ	ŏ	ŏ	1	1	Õ	ŏ	ŏ	ŏ	Ó	1			
78	Ó	Ō	Ō	Ō	Ō	Ō	1	1	Ō	Ō	Ō	Ō	Ō	1			
79	1	0	0	0	0	0	1	1	0	0	0	1	0	1			
80	0	0	0	0	0	0	1	1	0	0	0	1	0	1			
81	1	0	0	0	0	0	1	1	0	0	1	1	0	1			
82	0	0	0	0	0	0	1	1	0	0	1	1	0	1	1		
83	1	0	0	0	0 0	0	1	1	0	1	1	1	0	1			
84 85 86	0	0	0	0	0	0	1	1	0	1	1	1	0	1			
80	1	1 1	0 0	0 0	0	0 0	1 1	1	0 0	1	1	1 1	0 0	1 1			
86 87	0	0	0	0	0 0	0	ו 1	1 0	0	1 0	1 0	0	1	1			
82	0	0	0	0	0	0	1	0	0	0	0	0	0	1			
89	Ö	0	ŏ	Ő	0	Ő	1	õ	ŏ	Ő	ŏ	ŏ	Ő	1			
88 89 90	ŏ	ŏ	ŏ	ŏ	1	ŏ	i	1	ŏ	ŏ	ŏ	ŏ	ŏ	1		Y	¥

NOTES: See Page 36.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN						PIN	I NU	MBE	RS						D.C.	D.C. SUPPLY	
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16	
91	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0	V _{DD}	
92	0	0	0	1	1	0	1	1	0	0	0	0	0	1	1	I	
93	0	0	0	1	1	0	1	0	0	0	0	0	0	1			
94	0	0	1	1	1	0	1	1	0	0	0	0	0	1			
95	0	0	1	1	1	0	1	0	0	0	0	0	0	1		l	
96	0	0	1	1	1	0	1	1	1	0	0	0	0	1			
97	0	0	1	1	1	0	1	0	1	0	0	0	0	1			
98	0	0	0	0	0	1	1	0	0	0	0	0	0	1			
99	0	0	0	0	0	0	1	0	0	0	0	0	0	1			
100	0	0	0	0	0	1	1	0	0	0	0	0	1	1		ļ	
101	1	0	0	0	0	1	1	1	0	0	0	0	1	1			
102	1	0	0	0	0	0	1	1	0	0	0	0	0	1			
103	0	0	0	0	0	0	1	0	0	0	0	0	0	1			
104	1	0	0	0	1	0	1	1	0	0	0	1	0	1			
105	0	0	0	0	1	0	1	0	0	0	0	1	0	1			
106	1	0	0	1	1	0	1	1	0	0	1	1	0	1			
107	0	0	0	1	1	0	1	0	0	0	1	1	0	1			
108	1	0	1	1	1	0	1	1	0	1	1	1	0	1	1		
109	0	0	1	1	1	0	1	0	0	1	1	1	0	1	I ↓	1	
110	1	1	1	1	1	0	1	1_	1	1	1	1	0	1			

NOTES 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

	PIN NUMBERS															
PATTERN NO.	INPUTS				OUTPUTS						D.C. SUPPLY					
	1	6	7	9	14	15	2	3	4	5	10	11	12	13	8	16
1	0	1	0	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	V _{SS}	V _{DD}
2	1	0	1	1	0	1	х	Х	х	Х	х	Х	Х	х		
3	1	0	0	1	0	0	Х	Х	Х	Х	Х	Х	X	Х	V	

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES


- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT CURRENT LOW LEVEL


FIGURE 4(d) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL




NOTES

1. Each output to be tested separately.

<u>NOTES</u>

1. Each input to be tested separately.

FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL



NOTES


- 1. Each output to be tested separately.
- 2. Apply pulse, 0Vdc to V_{DD}, to clock until proper state is obtained.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT





NOTES

1. Each output to be tested separately.


NOTES


1. Each output to be tested separately.

2. Apply pulse, 0Vdc to V_{DD}, to clock until proper state is obtained.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL










FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES 1. Each input to be tested separately

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES 1. Each input to be tested separately



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100KHz to 1MHz



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



<u>NOTES</u> 1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \leq 15$ ns, f = 500KHz.



TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
34 to 41	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
50 to 57	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
68	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
69	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C	
2	Outputs - (Pins D/F 2-3-4-5-10-11-12-13) (Pins C 2-4-5-6-12-14-15-16)	Vout	Open	-	
3	Inputs - (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	V _{IN}	Ground	Vdc	
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc	
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc	

<u>NOTES</u> 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT		
1	Ambient Temperature	T _{amb}	T _{amb} + 125 (+ 0-5)			
2	Outputs - (Pins D/F 2-3-4-5-10-11-12-13) (Pins C 2-4-5-6-12-14-15-16)	V _{OUT}	Open	-		
3	Inputs - (Pins D/F 1-6-7-9-14-15) (Pins C 1-7-9-11-17-19)	V _{IN}	V _{DD}	Vdc		
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc		
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc		

<u>NOTES</u> 1. Input Load = Protection Resistor = $2K\Omega$ minimum to $47K\Omega$ maximum.



TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT		
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C		
2	Outputs - (Pins D/F 2-3-4-5-10-11-12-13) (Pins C 2-4-5-6-12-14-15-16)	V _{OUT}	V _{DD/2}	Vdc		
3	Inputs - (Pins D/F 1-7-9-15) (Pins C 1-9-11-19)	V _{IN}	V _{IN} V _{GEN}			
4	Inputs - (Pins D/F 6-14) (Pins C 7-17)	V _{IN}	Ground	Vdc		
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac		
6	Pulse Frequency Square Wave	f	50K≤ f <1M 50% Dut <u>y</u> Cycle	Hz		
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc		
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc		

NOTES 1. Input Load = Output Load = $2K\Omega$ minimum to $47K\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



<u>NOTES</u> 1. Pin numbers in parenthesis are for the chip carrier package.


FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.







NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature as specified in Table 1(b) of this specification.



ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIIVITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
6 to 11	Input Current Low Level	ΊιL	As per Table 2	As per Table 2	-	-	-50	nA
12 to 17	Input Current High Level	ſн	As per Table 2	As per Table 2	-	-	50	nA
18 to 25	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
26 to 33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
34 to 41	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
42 to 49	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
50 to 57	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
58 to 65	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	
68	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
69	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.