

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT UNIVERSAL SHIFT REGISTER, BASED ON TYPE 4035B ESCC Detail Specification No. 9306/018

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT UNIVERSAL SHIFT REGISTER, BASED ON TYPE 4035B

ESA/SCC Detail Specification No. 9306/018



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	May 2001	Sa milt	Arm_



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE



PAGE 3

ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	44
4.8.1	Electrical Measurements on Completion of Environmental Tests	44
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	44
4.8.3		44
	Electrical Measurements on Completion of Endurance Tests	
4.8.4	Conditions for Operating Life Test	44
4.8.5	Electrical Circuits for Operating Life Tests	44
4.8.6	Conditions for High Temperature Storage Test	44



PAGE 4

TABL	<u>ES</u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40 40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Burn-in Dynamic	40 41
5(c) 6	Electrical Measurements on Completion of Environmental Tests and	45
O	at Intermediate Points and on Completion of EnduranceTesting.	40
FIGU	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	46



PAGE

ISSUE 3

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Universal Shift Register, having fully buffered outputs, based on Type 4035B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	Тор	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

- 1. Device is functional from + 3V to + 15V with reference to V_{SS}.
- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 3

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
1	-	3.70	
К	10.90	12.10	
e	1.27 Typical		




PAGE

ISSUE 3

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENIOIONIO	MILLIMETRES		NOTEO
DIMENSIONS	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
f, g h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TYPICAL		4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31_TY	PICAL	



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages 20 terminal packages 3

14 spaces 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS



PAGE 14

ISSUE 3

FIGURE 3(b) - TRUTH TABLE

SERIAL OPERATION

		INI	PUTS		OUTPUTS				
n	CLK	J	ĸ	RESET	Q1.	Q2	Q3	Q4	
1	J	L	L	L	L	Х	Х	Х	
2	ſ	Н	Н	L	Н	L	X	×	
3		Н	L	L	L	Н	L	Х	
4		Н	L	L	Н	L	Н	L	
5	Ţ	L	Н	L	Н	Н	L	Н	
	l	X	X	L		NO CH	IANGE		
	Х	X	X	Н	L	L	L	L	

PARALLEL OPERATION

CLK		INP	JTS		OUTPUTS				
OLK	Pl-1	PI-2	PI-3	PI-4	Q1	Q2	Q3	Q4	
	Н	Н	Н	Н	Н	Н	Н	Н	
	L	L	L	L	L	L	L	L	

NOTES


- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.
- 2. \int = Positive-going transition, \int = Negative-going transition.
- 3. For serial operation, T/C = H, P/S = L, n = Number of Clock Pulse Transitions.
- 4. For parallel operation, T/C = H, P/S = H, Reset = L.



PAGE 15

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC





PAGE 16

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage.

PDSO - Single Output Power Dissipation.

CKT - Circuit.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 18

ISSUE 3

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	930601801B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c.

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	Ац
7 to 16	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	•	-50	nA
17 to 26	Input Current High Level	ΙΉ	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	•	50	nA
27 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	T/C and Reset Inputs: V _{IN} = 15Vdc Remaining Inputs: V _{IN} = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	0.05	V



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	OLIA DA OTEDIOTION	CVANDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 34	Output Voltage High Level	Vон	3006	4(f)	T/C and P/S Inputs: $V_{IN} = 0 \text{Vdc}$ Remaining Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 0 \text{pen}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	14.95	-	V
35 to 38	Output Drive Current N-Channel	l _{OL1}	-	4(g)	T/C and Reset Inputs: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	0.51	-	mA
39 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	T/C and Reset Inputs: V_{IN} = 15Vdc Remaining Inputs: V_{IN} = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	3.4	-	mA
43 to 46	Output Drive Current P-Channel	l _{OH1}	-	4(h)	T/C and P/S Inputs: $V_{IN} = 0$ Vdc Remaining Inputs: $V_{IN} = 5$ Vdc $V_{OUT} = 4.6$ Vdc $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-0.51	-	mA
47 to 50	Output Drive Current P-Channel	I _{OH2}	-	4(h)	T/C and P/S Inputs: $V_{IN} = 0 \text{Vdc}$ Remaining Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-3.4	-	mA



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OUADA OTEDIOTIO	CVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
51	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			(Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	0.5	
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5	13.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	1.5	
53	Threshold Voltage N-Channel	V _{ТН} N	-	4(i)	J Input at Ground Remaining Inputs V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	J Input at Ground Remaining Inputs V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
55 to 64	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	-	-2.0	V
65 to 74	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(1)	$V_{\text{IN}} \text{ (Under Test)} = 6\text{Vdc} \\ V_{\text{SS}} = \text{Open, R} = 30\text{k}\Omega \\ \text{(Pins D/F 2-3-4-5-6-7-9-10-11-12)} \\ \text{(Pins C 2-4-5-6-7-9-11-12-14-15)}$	3.0	-	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	01140407772770	0)/14501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS] [[]]
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
75 to 84	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 5 (Pins D/F 2-3-4-5-6-7-9-10-11-12) (Pins C 2-4-5-6-7-9-11-12-14-15)	-	7.5	pF
85	Propagation Delay Low to High	₹РЬН	3003	4(n)	V_{IN} (Under Test) = Pulse Generator Remaining Inputs: V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 $\frac{\text{Pins D/F}}{\text{6 to 1}}$ $\frac{\text{Pins C}}{\text{7 to 1}}$	-	500	ns
86	Propagation Delay High to Low	₹РН∟	3003	4(n)	$\begin{aligned} & V_{IN} \text{ (Under Test)} = \text{Pulse} \\ & \text{Generator} \\ & \text{Remaining Inputs:} \\ & V_{IL} = 0 \text{Vdc}, \ V_{IH} = 5 \text{Vdc} \\ & V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ & \text{Notes 7 and 8} \\ & \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ & 6 \text{ to 1} & 7 \text{ to 1} \end{aligned}$	- -	500	ns
87	Transition Time Low to High	t _{TLH}	3004	4(n)	V _{IN} (Under Test) = Pulse Generator Remaining Inputs: V _{IL} = 0Vdc, V _{IH} = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 1) (Pin C 1)	-	200	ns
88	Transition Time High to Low	t _{THL}	3004	4(n)	V _{IN} (Under Test) = Pulse Generator Remaining Inputs: V _{IL} = 0Vdc, V _{IH} = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 1) (Pin C 1)	_	200	ns
89	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 9 (Pin D/F 6) (Pin C 7)	2.0	-	MHz



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is permitted as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation time at change.
- 9. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 25

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

	OLIA DA OTEDIOTION	0)(1)(0)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	ı	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
7 to 16	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	-	-100	nA
17 to 26	Input Current High Level	ηн	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	-	100	nA
27 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	T/C and Reset Inputs: V _{IN} = 15Vdc Remaining Inputs: V _{IN} = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	0.05	V



PAGE 26

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CUADACTEDICTION	0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 34	Output Voltage High Level	V _{ОН}	3006	4(f)	T/C and P/S Inputs: $V_{IN} = 0 \text{Vdc}$ Remaining Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 0 \text{pen}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	14.95	1	V
35 to 38	Output Drive Current N-Channel	l _{OL1}	-	4(g)	T/C and Reset Inputs: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	0.36	-	mA
39 to 42	Output Drive Current N-Channel	l _{OL2}	-	4(g)	T/C and Reset Inputs: $V_{IN} = 15 \text{Vdc}$ Remaining Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	2.4	-	mA
43 to 46	Output Drive Current P-Channel	l _{OH1}	-	4(h)	T/C and P/S Inputs: V _{IN} = 0Vdc Remaining Inputs: V _{IN} = 5Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-0.36	-	mA
47 to 50	Output Drive Current P-Channel	I _{OH2}	-	4(h)	T/C and P/S Inputs: $V_{IN} = 0$ Vdc Remaining Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = 13.5$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-2.4	-	mA

PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	CHANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
51	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		``	(Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	0.5	
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5	13.5		V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	1.5	
53	Threshold Voltage N-Channel	V _{THN}	-	4(i)	J Input at Ground Remaining Inputs V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	J Input at Ground Remaining Inputs V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 28

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	OLIA DA OTERIOTION	0)/14001	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
7 to 16	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc Remaining Inputs: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	-	-50	nA
17 to 26	Input Current High Level	I _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc Remaining Inputs: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-3-4-5-6-7-9- 10-11-12) (Pins C 2-4-5-6-7-9-11-12- 14-15)	-	50	nA
27 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	T/C and Reset Inputs: V _{IN} = 15Vdc Remaining Inputs: V _{IN} = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	0.05	V



PAGE 29

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
31 to 34	Output Voltage High Level	V _{ОН}	3006	4(f)	T/C and P/S Inputs: $V_{IN} = 0 \text{Vdc}$ Remaining Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 0 \text{pen}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	14.95	1	V
35 to 38	Output Drive Current N-Channel	I _{OL1}	-	4(g)	T/C and Reset Inputs: $V_{IN} = 5Vdc$ Remaining Inputs: $V_{IN} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	0.64	-	mA
39 to 42	Output Drive Current N-Channel	I _{OL2}	-	4(g)	T/C and Reset Inputs: $V_{IN} = 15 \text{Vdc}$ Remaining Inputs: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	4.2	-	mA
43 to 46	Output Drive Current P-Channel	I _{ОН1}	-	4(h)	T/C and P/S Inputs: V_{IN} = 0Vdc Remaining Inputs: V_{IN} = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-0.64	-	mA
47 to 50	Output Drive Current P-Channel	I _{OH2}	-	4(h)	T/C and P/S Inputs: $V_{IN} = 0$ Vdc Remaining Inputs: $V_{IN} = 15$ Vdc $V_{OUT} = 13.5$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 4 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-4.2	_	mA

PAGE 30

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT	
NO.	CHANACTERISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX		
51	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	4.5	0.5	. v	
	(Functional Test)	11.							
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5	13.5	-	V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	-	1.5		
53	Threshold Voltage N-Channel	V _{THN}	-	4(i)	J Input at Ground Remaining Inputs V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V	
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	J Input at Ground Remaining Inputs V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.5	V	



PAGE 31

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN						PIN	NU	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	1	0	0	1	1	0	1	1	1	1	0	0	0	0	V_{DD}
2	0	1	0	0	0	1	0	1	1	1	1	0	0	0		
3	1	0	0	0	0	1	0	1	1	1	1	1	1	1		
4	0	1	0	0	0	1	0	1	1	1	1	0	0	0		
5	0	1	0	0	0	1	1	1	1	1	1	0	0	0		
6	0	1	0	0	0	0	1	1	1	1	1	0	0	0		
7	0	1	0	0	0	0	0	1	1	1	1	0	0	0		
8	0	1	0	0	0	1	0	1	1	1	1	0	0	0		
9	0	1	1	1	0	1	1	1	1	1	1	0	0	0		
10	0	1	1	1	0	0	1	1	1	1	1	0	0	0		
11	1	1	1	1	0	1	1	1	1	1	1	1	1	1		
12	1	1	1	1	0	1	0	1	1	1	1	1	1	1		
13	0	0	1	1	0	1	0	1	1	1	1	0	0	0		
14	1	1	1	1	0	1	0	1	1	1	1	1	1	1		
15	1	1	1	1	0	1	1	0	0	0	0	1	1	1		
16	1	1	1	1	0	0	1	0	0	0	0	1	1	1		
17	1	1	1	1	0	0	0	0	0	0	0	1	1	1		
18	1	1	1	1	0	1	0	0	0	0	0	1	1	1		
19	1	1	1	1	0	1	1	0	0	0	0	1	1	1		
20	1	1	1	1	0	0	1	0	0	0	0	1	1	1		
21	0	1	1	1	0	1	1	0	0	0	0	0	0	0		
22	0	1	1	1	0	1	0	0	0	0	0	0	0	0		
23	1	0	1	1	0	1	0	0	0	0	0	1	1	1		
24	1	0	1	1	0	1	1	1	1	0	0	1	1	1		
25	1	0	1	1	0	0	1	1	1	0	0	1	1	1		
26	0	0	1	1	0	1	1	1	1	0	0	1	1	0		
27	1	1	1	1	0	1	1	0	0	1	1	0	0	1		
28	1	1	1	1	0	0	1	0	0	1	1	0	0	1		
29	0	1	1	1	0	1	1	0	0	1	1	1	1	0		
30	1	0	1	1	0	1	1	1	0	1	0	0	0	1		
31	1	0	1	1	0	0	1	1	0	1	0	0	0	1		
32	0	0	1	1	0	1	1	1	0	1	0	1	0	1	₩	¥

NOTES: See Page 33.



PAGE 32

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN		PIN NUMBERS													D.C	. SUP	PLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		6
33	1	1	1	1	0	1	1	0	1	0	1	0	1	0	0	VI	OD
34	1	1	1	1	0	0	1	0	1	0	1,	0	1	0			
35	0	1	1	1	0	1	1	0	1	0	1	1	0	1			
36	1	0	1	1	0	1	1	0	1	0	1	0	1	0			
37	0	1	1	1	0	1	1	1	1	1	1	1	0	1			
38	0	1	1	1	0	0	1	1	1	1	1	1	0	1			
39	1	1	1	1	0	1	1	1	1	1	1	1	1	1			
40	0	1	1	1	1	1	1	1	1	1	1	0	0	0			
41	0	1	1	1	0	1	1	1	1	1	1	0	0	0			
42	0	1	1	1	0	0	1	1	1	1	1	0	0	0			
43	1	1	1	1	0	1	1	1	1	1	1	1	1	1			
44	1	1	1	1	0	0	1	1	1	1	1	1	1	1			
45	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
46	1	0	0	0	1	0	0	0	0	0	0	1	1	1			
47	1	0	0	0	0	0	0	0	0	0	0	1	1	1			
48	0	1	0	0	0	0	0	0	0	0	0	0	0	0			
49	0	1	0	0	0	1	0	0	0	0	0	0	0	0			
50	0	1	0	1	0	1	0	0	0	0	0	0	0	0	.		
51	0	1	0	1	0	0	0	0	0	0	0	0	0	0			
52	1	1	0	1	0	1	0	0	0	0	0	0	0	0			
53	1	1	0	0	0	1	0	0	0	0	0	0	0	0			
54	1	1	0	0	0	0	0	0	0	0	0	0	0	0			
55	1	1	1	0	0	0	0	0	0	0	0	0	0	0			ì
56	1	1	1	0	0	1	0	0	0	0	0	0	0	1			
57	1	1	1	1	0	1	0	0	0	0	0	0	0	1			
58	1	1	1	1	0	0	0	0	0	0	0	0	0	1			[
59	1	1	1	1	0	1	0	0	0	0	0	0	0	1			
60	1	1	0	1	0	1	0	0	0	0	0	0	1	1			1
61	1	1	0	1	0	0	0	0	0	0	0	0	1	1			
62	0	1	0	1	0	1	0	0	0	0	0	1	1	1			
63	0	1	1	1	0	1	0	0	0	0	0	1	1	1			
64	0	1	1	1	0	0	0	0	0	0	0	1	1	1	_ ↓		<u> </u>

NOTES: See Page 33.



PAGE 33

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN						PIN	I NU	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
65	1	1	1	1	0	1	0	0	0	0	0	1	1	0	0	$V_{ m DD}$
66	1	1	0	0	0	1	0	1	1	1	1,	1	1	0		
67	1	1	0	0	0	0	0	1	1	1	1	1	1	0		
68	0	1	0	0	0	1	0	1	1	1	1	1	0	1		
69	0	1	0	0	0	0	0	1	1	1	1	1	0	1		
70	0	1	0	0	0	1	0	1	1	1	1	0	1	0		
71	0	1	1	0	0	1	0	1	1	1	1	0	1	0		
72	0	1	1	0	0	0	0	1	1	1	1	0	1	0		
73	0	1	1	0	0	1	0	1	1	1	1	1	0.	0		
74	0	1	1	0	0	0	0	1	1	1	1	1	0	0		
75	0	1	1	0	0	1	0	1	1	1	1	0	0	0		
76	0	1	1	0	0	0	0	1	1	1	1	0	0	0		
77	0	1	1	0	0	1	0	1	1	1	1	0	0	0		
78	0	1	1	0	0	0	0	1	1	1	1	0	0	0		
79	0	1	1_	0	0	1	0	1	1	1	1	0	0	0	\ \	. ↓

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS															D.C. SUPPLY	
PATTERN NO.		INPUTS OUTPUTS										2.0.0					
	2	3	4	5	6	7	9	10	11	12	1	13	14	15	8	16	
1	0	0	0	1	0	0	0	0	0	0	Х	X	Χ	Χ	V _{SS}	V_{DD}	
2	1	1	1	0	1	0	0	0	0	0	Х	Χ	Χ	Χ			
3	1	0	1	0	1	1	1	0	1	0	Х	Χ	Χ	Χ			
4	0	1	0	0	1	1	0	1	0	1	Χ	X	Χ	Х	\	¥	

NOTES

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




PAGE 34

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

NOTES


1. Each input to be tested separately.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD}, to clock input until required output is obtained.



NOTES

- 1. Each output to be tested separately.
- Apply pulses, 0Vdc to V_{DD}, to clock input until required output is obtained.




PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD}, to clock until required output is obtained.


NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD}, to clock until required output is obtained.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP_VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.




PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



NOTES


- Each input to be tested separately.
 f = 500kHz to 1MHz.

PAGE 38


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator = Clock Input. $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.



PAGE 39

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
35 to 38	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
43 to 46	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
53	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
54	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

 $[\]frac{\text{NOTES}}{\text{1. Percentage of limit value if voltage is the measurement function.}}$



PAGE 40

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-11-12) (Pins C 2-4-14-15)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 4-5-6-7-9-10) (Pins C 5-6-7-9-11-12)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-11-12) (Pins C 2-4-14-15)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 4-5-6-7-9-10) (Pins C 5-6-7-9-11-12)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 41

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C	
2	Outputs - (Pins D/F 1-13-14-15) (Pins C 1-16-17-19)	V _{ОUТ}	V _{DD/2}	Vdc	
3	Inputs - (Pins D/F 2-5-7-9-10-11-12) (Pins C 2-6-9-11-12-14-15)	V _{IN}	Ground	Vdc	
4	Inputs - (Pins D/F 3-4) (Pins C 4-5)	V _{IN}	Open	-	
5	Input - (Pin D/F 6) (Pin C 7)	ViN	$V_{\sf GEN}$	Vac	
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac	
7	Pulse Frequency Square Wave	f	$50k \le f < 1M$, 50% duty cycle	Hz	
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc	
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc	



PAGE 42

ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 43

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 44

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 45

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

Γ					CLIANIOE			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
		TEST METHOD TEST CONDITIONS		(Δ)	MIN	MAX		
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	1	-	nA
7 to 16	Input Current Low Level	lμ	As per Table 2	As per Table 2	-	-	-50	nA
17 to 26	Input Current High Level	lін	As per Table 2	As per Table 2	-	-	50	nA
27 to 30	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
31 to 34	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	٧
35 to 38	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
39 to 42	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 46	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 50	Output Drive Current P-Channel	l _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	
53	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
54	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	٧

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 44

ISSUE 3

4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 45

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		0)(MDQ)	SPEC. AND/OR	TEGT COMPLETIONS	CHANGE			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
7 to 16	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-	-	-50	nA
17 to 26	Input Current High Level	lιΗ	As per Table 2	As per Table 2	-	-	50	nA
27 to 30	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
31 to 34	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
35 to 38	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-		%
39 to 42	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 46	Output Drive Current P-Channel	ЮН1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 50	Output Drive Current P-Channel	l _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	
53	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-		٧
54	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 46

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:
D - 101	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.