

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT, D-TYPE REGISTER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4076B ESCC Detail Specification No. 9306/022

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 50

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT, D-TYPE REGISTER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4076B

ESA/SCC Detail Specification No. 9306/022



space components coordination group

		Approved by	
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 4	June 2001	71.780	Am



PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	47
4.8.1	Electrical Measurements on Completion of Environmental Tests	47
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	47
4.8.3	Electrical Measurements on Completion of Endurance Tests	47
4.8.4	Conditions for Operating Life Test	- 47
4.8.5	Electrical Circuits for Operating Life Tests	47
4.8.6	Conditions for High Temperature Storage Test	47
		• • •



PAGE 4 ISSUE 4

TABLES	<u>Page</u>
1(a) Type Variants 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature, d.c. Parameters Electrical Measurements at Room Temperature, a.c. Parameters 3(a) Electrical Measurements at High Temperature 3(b) Electrical Measurements at Low Temperature 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Burn-in Dynamic 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting	6 6 20 24 26 29 42 43 43 44
<u>FIGURES</u>	
1 Not applicable 2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input Protection Network 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Burn-in Dynamic	7 13 14 15 16 16 32 8 45 45
APPENDICES (Applicable to specific Manufacturers only) 'A' Agreed Deviations for STMicroelectronics (F)	50



PAGE

5

ISSUE

1. **GENERAL**

1.1 **SCOPE**

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit, D-Type Register, having fully buffered 3-State Outputs, based on Type 4076B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 **COMPONENT TYPE VARIANTS**

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 **MAXIMUM RATINGS**

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

PARAMETER DERATING INFORMATION (FIGURE 1) 1.4

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 **CIRCUIT SCHEMATIC**

As per Figure 3(c).

1.9 **FUNCTIONAL DIAGRAM**

As per Figure 3(d).

HANDLING PRECAUTIONS 1.10

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400V.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE

ISSUE 4

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional from +3V to +15V with reference to Vss.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	IETRES	NOTEO
STIVIBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	





PAGE 8

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTEO
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
1	-	3.70	·
K	10.90	12.10	
l	1.27 TYPICAL		




PAGE

ISSUE 4

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MENSIONS MILLIMETRES		NOTES
	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTEO
STWIBOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
I	-	3.83	
K	10.90	12.10	
l	1.14	1.50	




PAGE

ISSUE 4

11

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
OTWIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
H	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages

14 spaces

20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS



PAGE 14

ISSUE 4

FIGURE 3(b) - TRUTH TABLE

RESET	01.0014	DISABL	E INPUT	DATA	NEXT STATE	
RESET	CLOCK	G1	G2	D	OUTPUT Q	
Н	Х	Х	Х	×	L	
L	L	Х	Х	X	Q	NC
L	Ţ	Н	Х	x	Q	NC
L	Ţ	Х	Н	x	Q	NC
L	Ţ	L	L	н	Н	
L		L	L	L	L	
L	1	X	Х	X	Q	NC
L	l	Х	Х	Х	Q	NC

NOTES


- 1. When either Output Disable M or N is high, the outputs are disabled (high impedance state); however sequential operation of the flip-flops is not affected.
- 2. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care, NC=No Change,
- 3. \int = Positive-going Transition, \mathbb{I} = Negative-going Transition.



PAGE 15

ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC





PAGE 16

ISSUE 4

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

I_{OZ} = Output Leakage Current Third State

tpHZ = Propagation Delay, High Output to High Impedance tpZH = Propagation Delay, High Impedance to High Output tpLZ = Propagation Delay, Low Output to High Impedance tpZL = Propagation Delay, High Impedance to Low Output

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 18

ISSUE 4

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 4

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930602201B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

		1		1	I			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	110.	C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	•
3 to 8	Quiescent Current	lDD	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μA
9 to 18	Input Current Low Level	Ę	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11-12-13-14-15) (Pins C 1-2-9-11-12-14-15-16-17-19)	-	-50	nA
19 to 28	Input Current High Level	ΙΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	50	nA
29 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V _{IN} (Reset) = 15Vdc V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.05	٧



PAGE 21

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

				r		T		T
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	ITS	UNIT
			883	i id.	C = CCP)	MIN	MAX	
33 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN}(Data\ Inputs) = 15Vdc$ $Clock = Pulse\ Generator$ $V_{IN}(Remaining\ Inputs)$ = 0Vdc $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ $(Pins\ D/F\ 3-4-5-6)$ $(Pins\ C\ 4-5-6-7)$	14.95	1	V
37 to 40	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	0.51	1	mA
41 to 44	Output Drive Current N-Channel	l _{OL2}	•	4(g)	V_{IN} (Reset) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	3.4	-	mA
45 to 48	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V _{IN} (Data Inputs) = 5Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-0.51	-	mA
49 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V _{IN} (Data Inputs) = 15Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-3.4	-	mA



PAGE 22

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	1 16 157
		OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
53 to 56	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Input Conditions: See Table 4(i) V _{OUT} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.4	μA
57 to 60	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	Input Conditions: See Table 4(i) $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	-0.4	ДA
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			(Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	1	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	1.5	-
63	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
64	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V



PAGE 23 ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CHARACTER	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
65 to 74	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(I)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	-2.0	V
75 to 84	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(m)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-2-7-9-10-11-12-13-14-15) (Pins C 1-2-9-11-12-14-15-16-17-19)	3.0	•	V

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 V_{dc}$ $V_{OL} \le 0.5 V_{dc}$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the clock input: $V_p = 0 \text{Vdc}$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 24

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		<u> </u>	тгот	l	TEGT CONDITIONS			Ī
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP		IITS	UNIT
			883		C = CCP)	MIN	MAX	
85 to 94	Input Capacitance	C _{IN}	3012	4(n)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 6 (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	7.5	pF
95	Propagation Delay Low to High (Clock to Q)	^t PLH	3003	4(0)	V _{IN} (Clock) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 <u>Pins D/F</u> <u>Pins C</u> 7 to 3 9 to 4	-	550	ns
96	Propagation Delay High to Low (Clock to Q)	₹PHL	3003	4(0)	V_{IN} (Clock) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\underline{Pins\ D/F}$ $\underline{Pins\ C}$ 7 to 3 $\underline{Pins\ C}$	-	550	ns
97	Propagation Delay High Impedance to Low Output (Disable to Q)	t _{PZL}	3003	4(p)	V_{IN} (Disable) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 1 to 4 1 to 5	-	300	ns
98	Propagation Delay Low Output to High Impedance (Disable to Q)	t _{PLZ}	3003	4(p)	V _{IN} (Disable) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F 1 to 4 Pins C 1 to 5	-	300	ns



PAGE 25

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			I	1		I		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
99	Propagation Delay High Impedance to High Output (Disable to Q)	^t PZH	3003	4(p)	$\begin{aligned} &V_{\text{IN}} \text{ (Disable)} = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{(Data Inputs)} = 5\text{Vdc} \\ &V_{\text{IN}} \text{(All Other Inputs)} \\ &= 0\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, \ V_{SS} = 0\text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{1 \text{ to 4}} \frac{\text{Pins C}}{1 \text{ to 5}} \end{aligned}$	-	300	ns
100	Propagation Delay High Output to High Impedance (Disable to Q)	^t PHZ	3003	4(p)	$\begin{split} &V_{IN} \text{ (Disable)} = \text{Pulse} \\ &\text{Generator} \\ &V_{IN} \text{(Data Inputs)} = 5\text{Vdc} \\ &V_{IN} \text{(All Other Inputs)} \\ &= 0\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, \ V_{SS} = 0\text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{1 \text{ to 4}} \frac{\text{Pins C}}{1 \text{ to 5}} \end{split}$	-	300	ns
101	Transition Time Low to High	tтιн	3004	4(p)	V _{IN} (Clock and Data Inputs) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 3) (Pin C 4)	-	150	ns
102	Transition Time High to Low	tтнL	3004	4(p)	V _{IN} (Clock and Data Inputs) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 3) (Pin C 4)	-	150	ns
103	Maximum Clock Frequency	f(CL)	-	-	V _{IN} (Clock and Data Inputs) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 8 (Pin D/F 7) (Pin C 9)	3.0	-	MHz



PAGE 26

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

			·					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	rid.	C = CCP)	MIN	MAX	
1	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)		30	μA
9 to 18	Input Current Low Level	Ę	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11-12-13-14-15) (Pins C 1-2-9-11-12-14-15-16-17-19)	-	-100	nA
19 to 28	Input Current High Level	ΊΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	100	nA
29 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Reset) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.05	V



PAGE 27

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

					IT TEMI ENATORE, + 125(+			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C = CCP)	MIN	MAX	
33 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	V _{IN} (Data Inputs) = 15Vdc Clock = Pulse Generator V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	14.95	-	V
37 to 40	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	0.36	1	mA
41 to 44	Output Drive Current N-Channel	l _{OL2}	-	4(g)	V_{IN} (Reset) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	2.4	-	mA
45 to 48	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V _{IN} (Data Inputs) = 5Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-0.36	-	mA
49 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V _{IN} (Data Inputs) = 15Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-2.4	-	mA



PAGE 28

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

				·				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	LIMITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
53 to 56	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Input Conditions: See Table 4(i) V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	12	μΑ
57 to 60	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	Input Conditions: See Table 4(i) $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	1	-12	μА
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			(Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5	13.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	1.5	
63	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
64	Threshold Voltage P-Channel	V _{THP}	<u>-</u>	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

		T		<u> </u>				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	1ITS	UNIT
			883	rid.	C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	_
3 to 8	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
9 to 18	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	-50	nA
19 to 28	Input Current High Level	lн	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-7-9-10-11- 12-13-14-15) (Pins C 1-2-9-11-12-14- 15-16-17-19)	-	50	nA
29 to 32	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Reset) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.05	V



PAGE 30

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
		OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33 to 36	Output Voltage High Level	V _{ОН}	3006	4(f)	V _{IN} (Data Inputs) = 15Vdc Clock = Pulse Generator V _{IN} (Remaining Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	14.95	•	V
37 to 40	Output Drive Current N-Channel	l _{OL1}	•	4(g)	V_{IN} (Reset) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	0.64	-	mA
41 to 44	Output Drive Current N-Channel	l _{OL2}	-	4(g)	V_{IN} (Reset) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	4.2	-	mA
45 to 48	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V _{IN} (Data Inputs) = 5Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 4.6Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-0.64	-	mA
49 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V _{IN} (Data Inputs) = 15Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{OUT} = 13.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-4.2	-	mA



PAGE 31

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

	1							
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
53 to 56	Output Leakage Current Third State (1)	l _{OZ1}	<u>-</u>	4(i)	Input Conditions: See Table 4(i) V _{OUT} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	0.4	μА
57 to 60	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	Input Conditions: See Table 4(i) V _{OUT} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	-	-0.4	μА
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5	4.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			(Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	1	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2} (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)			-	1.5	-	
63	Threshold Voltage N-Channel	V_{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
64	Threshold Voltage P-Channel	V_THP	-	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 32

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS													D.C. SUPPLY				
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16		
1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	V _{DD}		
2	0	0	0	0	0	0	Ō	Ō	Ö	1	1	1	1	0	ľ	VDD I		
3	0	0	1	1	1	1	1	Ö	0	1	1	1	1	0				
4	0	0	1	1	1	1	0	0	0	1	1	1	1	0				
5	0	1	Z	Z	Z	Z	0	0	0	1	1	1	1	0				
6	0	0	1	1	1	1	0	0	0	1	1	1	1	0				
7	1	0	Z	Z	Z	Z	0	0	0	1	1	1	1	0				
8	0	0	1	1	1	1	0	0	0	1	1	1	1	ō				
9	0	0	1	1	1	1	0	0	0	1	1	1	0	0				
10	0	0	0	1	1	1	1	0	0	1	1	1	0	0				
11	0	0	0	1	1	1	1	0	0	1.	1	1	0	0				
12	0	0	0	1	1	1,	0	0	0	1	1	0	1.	0				
13	0	0	1	0	1	1	1	0	0	1	1	0	1	0				
14	0	0	1	0	1	1	0	0	0	1	1	0	1	0				
15	0	0	1	0	1	1	0	0	0	1	0	1	1	0				
16	0	0	1	1	0	1	1	0	0	1	0	1	1	0				
17	0	0	1	1	0	1	0	0	0	1	0	1	1	0				
18	0	0	1	1	0	1	0	0	0	0	1	1	1	0				
19	0	0	1	1	1	0	1	0	0	0	1	1	1	0				
20	0	0	1	1	1	0	0	0	0	0	1	1	1	0				
21	0	0	1	1	1	0	0	0	0	1	1	1	1	0				
22	0	0	1	1	1	1	1	0	0	1	1	1	1	0				
23	0	0	1	1	1	1	0	0	0	1	1	1	1	0				
24	0	0	1	1	1	1	0	0	0	0	0	0	0	0				
25	0	0	1	1	1	1	0	1	0	0	0	0	0	0				
26 27	0	0	1	1	1	1	1	1	0	0	0	0	0	0				
27	0	0	1	1	1	1	0	1	0	0	0	0	0	0				
28	0	0	1	1	1	1	0	0	1	0	0	0	0	0	ļ			
29 20	0	0	1	1	1	1	1	0	1	0	0	0	0	0	l			
30	0	0	1	1	1	1	0	0	1	0	0	0	0	0				
31 32	0	0	1	1	1	1	0	0	0	0	0	0	0	0				
33	_	_	0	0	0	0	1	0	0	0	0	0	0	0	- 1			
33 34	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0				
35	0	0	0 1	0	0	0	0	0	0	0	0	0	1	0				
36	0	0	1	0	0	0	1	0	0	0	0	0	1	0				
37	0	1	Z	Z	Z	0 Z	0	0	0	0	0	0	1	0				
38	0	0	1	0	0	0	0 0	0	0	0	0	0	0	0				
39	1	0	Ż	Z	Z	Z	0	0 0	0	0	0	0	0	0		~		
40	0	0	1	0	0	0	0	0	0	0	0	0 0	0	0				
41	0	0	1	0	0	0	0	0	0	0	0	1	0	0				
42	0	0	0	1	0	0	1	0	0	0	0	1	0	0				
43	0	0	0	1	0	0	0	0	0	0	0	1	0 0	0				
44	0	1	Z	Ż	Z	Z	0	0	0	0	0	0	0	0				
45	0	0	0	1	0	0	0	0	0	0	0	0		0				
·				1	v	U	U	U	U	Ų	U	U	0	0	. ▼	V		



PAGE 33

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN	PIN NUMBERS											D.C.	SUPPLY			
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
46	1	0	Z	Z	Z	Z	0	0	0	0	0	0	0	0	0	V_{DD}
47	0	0	0	1	0	0	0	0	0	0	0	0	0	0	l	Ī
48	0	0	0	1	0	0	0	0	0	0	1.	0	0	0		
49	0	0	0	0	1	0	1	0	0	0	1	0	0	0		
50	0	0	0	0	1	0	0	0	0	0	1	0	0	0		
51	0	1	Z	Z	Z	Z	0	0	0	0	0	0	0	0		
52	0	0	0	0	1	0	0	0	0	0	0	0	0	0		
53	1	0	Z	Z	Z	Z	0	0	0	0	0	0	0	0		
54	0	0	0	0	1	0	0	0	0	0	0	0	0	0		
55	0	0	0	0	1	0	0	0	0	1	0	0	0	0		
56	0	0	0	0	0	1	1	0	0	1.	0	0	0	0		
57	0	0	0	0	0	1	0	0	0	1	0	0	0	0		
58	0	1	Z	Z	Z	Z	0	0	0	0	0	0	0	0		
59	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
60	1	0	Z	Z	Z	Z	0	0	0	0	0	0	0	0		
61	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
62	0	0	0	0	0	1	0	0	0	1	1	1	1	0		
63	0	0	1	1	1	1	1	0	0	1	1	1	1	0	Ì	
64	0	0	1	1	1	1	0	0	0	1	1	1	1	0		
65	0	0	0	0	0	0	0	0	1	1	1	1	1	0		
66	0	0	0	0	0	0	0	0	0	1	1	1	1	0		
67	0	0	1	1	1	1	1	0	0	1	1	1	1	0		
68	0	0	0	0	0	0	1	0	0	1	1	1	1	1		
69	0	0	0	0	0	0	0	0	0	1	1	1	1	1		
70	0	0	0	0	0	0	0	1	0	1	1	1	1	0		
71	0	0	0	0	0	0	1	1	0	1	1	1	1	0		
72	0	0	0	0	0	0	0	1	0	1	1	1	1	0		
73	0	0	0	0	0	0	0	0	1	1	1	1	1	0		
74	0	0	0	0	0	0	1	0	1	1	1	1	1	0		
75	0	0	0	0	0	0	0	0	1	1	1	1	1	0	¥	↓

NOTES

- Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
 Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}, Z = High Impedence.



PAGE 34

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	_																	
DATTERN	PIN NUMBERS															D.C. SUPPLY		
PATTERN NO.		INPUTS OUTPUTS								D.O. 3011 E1								
	1	2	7	9	10	11	12	13	14	15	3	4	5	6	8	3 16		
1	0	0	0	0	0	1	1	1	1	1	X	Χ	Χ	Χ	0	V _{DD}		
2	0	0	0	0	0	1	1	1	1	0	Х	Χ	Χ	Х				
3	1	0	0	0	0	1	1	1	1	0	z	Z	Z	Z				
4	0	1	0	0	0	1	1	1	1	0	z	Z	Z	Z				
5	1	1	0	0	0	1	1	1	1	0	Z	Z	Z	z				
6	1	1	1	0	0	1	1	1	1	0	z	Z	Z	Z		↓		

NOTES

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}, X = Don't Care, Z = High Impedence.




PAGE 35

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.



NOTES

1. Each output to be tested separately.




PAGE 36

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - OUTPUT DRIVE CURRENT N-CHANNEL



NOTES

1. Each output to be tested separately.

FIGURE 4(h) - OUTPUT DRIVE CURRENT P-CHANNEL



NOTES

1. Each output to be tested separately.




PAGE 37

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



TEST NO.	OUTPUT	DISABLE	REMAINING	OUTPUT
TEST NO.	31 NO. 1		INPUTS	UNDER TEST
1	1	0	0	Q1
2	0	1	0	Q1
3	1	0	0	Q2
4	0	1	0	Q2
5	1	0	0	Q3
6	0	1	0	Q3
7	1	0	0	Q4
8	0	1	0	Q4



PAGE 38

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 39

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CAPACITANCE



NOTES

- Each input to be tested separately.
 f = 500kHz to 1MHz.




PAGE 40


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.




PAGE 41


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY OUTPUT DISABLE TO OUTPUT



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \le$ 15ns, f = 500kHz.



PAGE 42

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
37 to 40	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
45 to 48	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
53 to 56	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
57 to 60	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
63	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
64	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 43

ISSUE 4

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-7-9-10-11-12-13-14) (Pins C 1-2-9-11-12-14-15-16-17)	V _{IN}	Ground	Vdc
4	Input - (Pin D/F 15) (Pin C 19)	V _{IN}	V _{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-7-9-10-11-12-13-14) (Pins C 1-2-9-11-12-14-15-16-17)	V _{IN}	V_{DD}	Vdc
4	Input - (Pin D/F 15) (Pin C 19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 44

ISSUE 4

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6) (Pins C 4-5-6-7)	V _{OUT}	V _{DD/2}	Vdc
3	Input - (Pin D/F 7) (Pin C 9)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 11-12-13-14) (Pins C 14-15-16-17)	V _{IN}	V _{GEN2}	Vac
5	Inputs - (Pins D/F 1-2-9-10-15) (Pins C 1-2-11-12-19)	V _{IN}	Ground	Vdc
6	Pulse Voltage	$V_{\sf GEN}$	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave V _{GEN1}	f	50k 50% Duty Cycle	Hz
8	Pulse Frequency Square Wave V _{GEN2}	f	25k 50% Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
10	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES


1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 45

ISSUE 4


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 46

ISSUE 4

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 47

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 48

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

F***								
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEST WETTOD		(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	_	-	-	-
3 to 8	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
9 to 18	Input Current Low Level	I _{ΙL}	As per Table 2	As per Table 2	•	-	-50	nA
19 to 28	Input Current High Level	lн	As per Table 2	As per Table 2	- 	-	50	nA
29 to 32	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	- -	-	0.05	V
33 to 36	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
37 to 40	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
41 to 44	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
45 to 48	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 52	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
53 to 56	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	-	-	nA
57 to 60	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	-	_	nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 49

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO.	NO. CHARACTERISTICS	SYMBOL	MBOL SPEC. AND/OR TEST CONDITIONS LIMITS			UNIT		
			TEST METHOD		(Δ)	MIN	MAX	ONLI
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-	-	0.5	
63	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧
64	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-		٧



PAGE 50

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.