

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-STAGE STATIC BIDIRECTIONAL PARALLEL/SERIAL INPUT/OUTPUT BUS REGISTER WITH 3-STATE OUTPUTS, BASED ON TYPE 4034B ESCC Detail Specification No. 9306/025

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 54

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-STAGE STATIC BIDIRECTIONAL PARALLEL/SERIAL INPUT/OUTPUT BUS REGISTER WITH 3-STATE OUTPUTS, BASED ON TYPE 4034B

ESA/SCC Detail Specification No. 9306/025



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	April 2001	Sa mit	Arm



PAGE 2

ISSUE 3

# **DOCUMENTATION CHANGE NOTICE**



PAGE 3

ISSUE 3

# **TABLE OF CONTENTS**

1.	GENERAL	Page <b>5</b>
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Mode Select Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	19 19
4.6.3	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	51
4.8.1	Electrical Measurements on Completion of Environmental Tests	51
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	51
4.8.3	Electrical Measurements on Completion of Endurance Tests	51
4.8.4	Conditions for Operating Life Test	51
4.8.5	Electrical Circuits for Operating Life Tests	51
4.8.6	Conditions for High Temperature Storage Test	51



PAGE 4 ISSUE 3

TABL	<u>ES</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. parameters	20
	Electrical Measurements at Room Temperature, a.c. parameters	25
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	32
4	Parameter Drift Values	46
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	47
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	47
5(c)	Conditions for Burn-in Dynamic	48
6	Electrical Measurements on Completion of Environmental Tests and	52
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	RES	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Mode Select Table	13
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	37
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	49
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	49
5(c)	Electrical Circuit for Burn-in Dynamic	50
APPE	NDICES (Applicable to specific Manufacturers only)	
Ά'	Agreed Deviations for STMicroelectronics (F)	54



PAGE

ISSUE 3

5

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register, having fully buffered 3-state outputs, based on Type 4034B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 MODE SELECT TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mW	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mW	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 3

# FIGURE 2- PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN	MAX	NOTES
Α	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.84	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00	TYPICAL	
Q	0.45	0.55	2




PAGE

ISSUE 3

8

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



SYMBOL	MILLIMETRES		
STIVIBUL	MIN	MAX	NOTES
Α	1.931	2.387	
a <sub>1</sub>	1.016	1.524	2
$a_2$	0.274	0.340	
В	1.274	TYPICAL	3
b <sub>1</sub>	0.407	0.507	3
b <sub>2</sub>	0.229	0.304	3
С	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
е	2.413	2.667	4
e <sub>3</sub>	27.813	28.067	
F	14.859	15.367	
L	3.000	3.800	
K	12.600	13.000	
k <sub>1</sub>	12.600	13.000	




PAGE

9

ISSUE 3

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 28-TERMINAL




DIMENSIONS	MILLIM	NOTES	
DIVIENSIONS	MIN	MAX	140125
Α	1.14	1.95	
A1	1.63	2.36	
B C C <sub>1</sub>	0.55	0.72	3 3
C	1.06	1.47	3
$C_1$	1.91	2.41	
	11.23	11.63	
D1	9.40	9.78	
d, d1	1.27	TYPICAL	4
d2 E	10.16	TYPICAL	
E1	11.23	11.63	
	9.40	9.78	
e, e1	1.27	TYPICAL TYPICAL	4
e2	10.16		
t, g	- 1.01	0.76 TYPICAL	
h, h1	1.01 0.51	TYPICAL TYPICAL	6 5
j, j1	0.51	TTFICAL	o



PAGE 10

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





PAGE 11

ISSUE 3

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area; a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 24 pin packages : 22 spaces 28 terminal packages : 16 spaces

- 5. Index corner only.
- 6. Three non-index corners.




PAGE 12

ISSUE 3

#### FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE, SO AND FLAT PACKAGES

#### CHIP CARRIER PACKAGE



#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 DUAL-IN-LINE PIN OUTS

CHIP CARRIER PIN OUTS 1 2 3 5 6 7 8 9 10 12 13 14 15 16 17 19 20 21 22 23 24 26 27 28



PAGE 13

ISSUE 3

#### FIGURE 3(b) - MODE SELECT TABLE


For register input-levels and resulting register operation

"A" ENABLE	P/S	A/B	A/S	OPERATION (1)		
L	Ĺ	L	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled.		
L	L	Н	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output.		
L	Н	L	L	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled.		
L	Н	L	Н	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled.		
L	Н	Н	L	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation.		
L	Н	Н	Н	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation.		
н	L	L	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output.		
Н	L	Н	X	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output.		
Н	Н	L	L	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output.		
н	Н	L	Н	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output.		
н	Н	Н	L	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output.		
Н	Н	Н	Н	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output.		

#### **NOTES**

- 1. Outputs change at positive transition of clock in the serial mode and when the A/S control input is "Low" in the parallel mode.
- 2. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.

#### FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 14

ISSUE 3

# FIGURE 3(c) - CIRCUIT SCHEMATIC (CONTINUED)

# **REGISTER STAGE (1 OF 8)**



	INDUITO		OUT		
	INPUTS				
CL <sub>M</sub> (1)	CL <sub>S</sub> (1)	D	Q		
		L	L		
	/	L	L		
		L	(2)		
		X	L		
		Н	Н		
		Н	Н		
		Н	(2)		

# **NOTES**

- 1. Level change.
- 2. Invalid condition.




PAGE 15

ISSUE 3

# FIGURE 3(c) - CIRCUIT SCHEMATIC (CONTINUED)









PAGE 16

ISSUE 3

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



# FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

 $P_{DSO}$  = Single Output Power Dissipation

CKT = Circuit

t<sub>PHZ</sub> = Propogation Delay, High Output to High Impedance
 t<sub>PZH</sub> = Propogation Delay, High Impedance to High Output
 t<sub>PLZ</sub> = Propogation Delay, Low Output to High Impedance
 t<sub>PZL</sub> = Propogation Delay, High Impedance to Low Output

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 18

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

# 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

		930602501B
Detail Specification Number	:	
Type Variant, as applicable		
Testing Level (B or C, as appropriate)		

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	IAULE 2 - ELEVIRI	VAL IVILAG		ZI NO	OM TEMPERATURE - d.c.			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	MAX	UNIT
			883		C = CCP)	IVIII	IVIAA	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	<u>.</u>	-	-
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 \text{Vdc}, V_{IH} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 24) (Pin C 28)	•	500	nA
5 to 10	Input Current Low Level	կլ	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15) (Pins C 10-12-13-15-16-17)	-	-50	nA
11 to 16	Input Current High Level	ИН1	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14- 15) (Pins C 10-12-13-15-16- 17)	-	50	nA
17 to 32	Input Current Low Level (A or B Lines)	l <sub>IL2</sub>	3009	4(c)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{IN} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 3} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)} \end{split}$	-	-400	nA
33 to 48	Input Current High Level (A or B Lines)	l <sub>IH2</sub>	3010	4(d)	$\begin{split} &V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ &V_{IN} \text{ (Other Inputs)} = 0 \text{Vdc} \\ &V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ &\text{Note 3} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)} \end{split}$	-	400	nA



PAGE 21

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49 to 56	Output Voltage Low Level (Data Lines 'A' Parallel Outputs)	V <sub>OL1</sub>	3007	4(e)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-	0.05	V
57 to 64	Output Voltage Low Level (Data Lines 'B' Parallel Outputs)	V <sub>OL2</sub>	3007	4(e)	$\begin{split} &V_{IN} \text{ ('A' Enable)} = 15\text{Vdc} \\ &V_{IN} \text{ (P/S)} = 15\text{Vdc} \\ &V_{IN} \text{ (A/B)} = 0\text{Vdc} \\ &V_{IN} \text{ (A/S)} = 15\text{Vdc} \\ &V_{IN} \text{ ('A' Data Lines)} = 0\text{Vdc} \\ &V_{OUT} = \text{Open} \\ &V_{DD} = 15\text{Vdc}, \text{ V}_{SS} = 0\text{Vdc} \\ \text{(Pins D/F 1-2-3-4-5-6-7-8)} \\ \text{(Pins C 1-2-3-5-6-7-8-9)} \end{split}$	-	0.05	V
65 to 72	Output Voltage High Level (Data Lines 'A' Parallel Outputs)	V <sub>OH1</sub>	3006	4(f)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 15Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	14.95	-	V
73 to 80	Output Voltage High Level (Data Lines 'B' Parallel Outputs)	V <sub>OH2</sub>	3006	4(f)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	14.95	-	V



PAGE 22

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	ICVMDOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONLI
81 to 88	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	0.51	•	mA
89 to 96	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	l <sub>OL2</sub>	-	4(g)	$\begin{split} &V_{IN} \text{ ('A' Enable)} = 5\text{Vdc} \\ &V_{IN} \text{ (P/S)} = 5\text{Vdc} \\ &V_{IN} \text{ (A/B)} = 0\text{Vdc} \\ &V_{IN} \text{ (A/S)} = 5\text{Vdc} \\ &V_{IN} \text{ ('A' Data Lines)} = 0\text{Vdc} \\ &V_{OUT} = 0.4\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc} \\ &Note \ 4 \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9)} \end{split}$	0.51	-	mA
97 to 104	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	I <sub>OL3</sub>	-	4(g)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	3.4	-	mA
105 to 112	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OL4</sub>	-	4(g)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 0Vdc V <sub>OUT</sub> = 1.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	3.4	-	mA



PAGE 23

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	OHANAOTENISTIOS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvii
113 to 120	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OH1</sub>	-	4(h)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 5Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-0.51	1	mA
121 to 128	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	10н2	-	4(h)	V <sub>IN</sub> ('A' Enable) = 5Vdc V <sub>IN</sub> (P/S) = 5Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 5Vdc V <sub>IN</sub> ('A' Data Lines) = 5Vdc V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-0.51	-	mA
129 to 136	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	Іонз	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-3.4	-	mA
137 to 144	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH4</sub>	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-3.4		mA



PAGE 24

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OTATAO TENISTIOS	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
145	Input Voltage Low Level (Noise Immunity) (Functional Test)  Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)	4.5 -	0.5	V
146	Input Voltage Low Level (Noise Immunity) (Functional Test)  Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)	13.5	1.5	V
147	Threshold Voltage N-Channel	$V_{THN}$	-	4(i)	A/S Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10µA (Pin D/F 12) (Pin C 14)	-0.7	-3.0	<b>V</b>
148	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	A/S Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.0	V
149 to 154	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 9-10-11-13-14- 15) (Pins C 10-12-13-15-16- 17)	-	-2.0	V
155 to 160	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; 6 \text{Vdc} \\ V_{SS} \; = \; & \text{Open, R} \; = \; 30 \text{k} \Omega; \\ (\text{Pins D/F 9-10-11-13-14-15}) \\ (\text{Pins C 10-12-13-15-16-17}) \end{array}$	3.0	-	V



PAGE 25

ISSUE 3

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OMI
161 to 167	Input Capacitance	C <sub>IN</sub>	3012	4(m)	V <sub>IN</sub> (Not under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 9-10-11-12-13- 14-15) (Pins C 10-12-13-14-15- 16-17)	-	7.5	pF
168	Propagation Delay Low to High	₹PLH	3003	4(n)	$V_{IN}$ (Clock Input) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\frac{Pins\ D/F}{15\ to\ 8}$ $\frac{Pins\ C}{17\ to\ 9}$	-	700	ns
169	Propagation Delay High to Low	<sup>†</sup> PHL	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Clock \; Input) \; = \; Pulse \\ Generator \\ V_{IH} = 5 Vdc, \; V_{IL} = 0 Vdc \\ V_{DD} = \; 5 Vdc, \; V_{SS} \; = \; 0 Vdc \\ Note \; 7 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 15 \; to \; 8 \qquad 17 \; to \; 9 \end{array}$	- 1	700	ns
170	Propagation Delay High Impedance to Low Output (Enable to 'A' Data Line)	<sup>t</sup> PZL	3003	4(0)	$V_{IN}$ (Enable) = Pulse Generator All Other Inputs: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\frac{Pins}{9}$ to 23 $\frac{Pins}{10}$ to 27	-	360	ns
171	Propagation Delay Low Output to High Impedance (Enable to 'A' Data Line)	t <sub>PLZ</sub>	3003	4(0)	$\begin{array}{ll} V_{\text{IN}} \text{ (Enable)} = \text{Pulse} \\ \text{Generator} \\ \text{All Other Inputs:} \\ V_{\text{IN}} = 0 \text{Vdc} \\ V_{\text{DD}} = 5 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{P_{\text{Ins}} D/F} & \underline{P_{\text{Ins}} C} \\ 9 \text{ to 23} & 10 \text{ to 27} \\ \end{array}$	-	360	ns
172	Propagation Delay High Impedance to High Output (Enable to 'A' Data Line)	<sup>t</sup> РZН	3003	4(0)	$\begin{array}{lll} V_{\text{IN}} \text{ (Enable)} = & \text{Pulse} \\ \text{Generator} \\ \text{All Other Inputs:} \\ V_{\text{IN}} = & \text{0Vdc} \\ V_{\text{DD}} = & \text{5Vdc, V}_{\text{SS}} = & \text{0Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ \text{9 to 23} & \text{10 to 27} \\ \end{array}$	-	360	ns



PAGE 26

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
173	Propagation Delay High Output to High Impedance (Enable to 'A' Data Line)	<sup>†</sup> PZH	3003	4(0)	$V_{IN}$ (Enable) = Pulse Generator All Other Inputs: $V_{IN}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\frac{Pins D/F}{9 \text{ to } 23}$ $\frac{Pins C}{10 \text{ to } 27}$	-	360	ns
174	Transition Time Low to High	tт∟н	3004	4(n)	V <sub>IN</sub> (Clock Input) = Pulse Generator V <sub>IH</sub> = 5Vdc, V <sub>IL</sub> = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 8) (Pin C 9)	-	200	ns
175	Transition Time High to Low	t <sub>ТНL</sub>	3004	4(n)	$V_{IN}$ (Clock Input) = Pulse Generator $V_{IH}$ = 5Vdc, $V_{IL}$ = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 8) (Pin C 9)	1	200	ns
176	Maximum Clock Input Frequency	f <sub>(CL)</sub>	-	4(n)	Clock = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 0Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 7 and 8 (Pin D/F 23) (Pin C 27)	2.0	-	MHz

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 Vdc$   $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. For I/O Ports, the parameters include the OFF-State Output Currents (I<sub>OZH</sub>, I<sub>OZL</sub>).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse having the following conditions shall be applied to the Clock Inputs:  $V_P = 0$ Vdc to  $V_{DD}$  Vdc Maximum Clock Frequency,  $f_{(CL)}$ , requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 27

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

					THOST TEMPETIATORE,			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	ONA DAG TENIO 1100	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	,	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 4	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 \text{Vdc}, V_{IH} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 24) (Pin C 28)	-	15	μA
5 to 10	Input Current Low Level	I <sub>IL</sub> 1	3009	4(c)	V <sub>IN</sub> (Under Test) = 0Vdc V <sub>IN</sub> (Other Inputs) = 15Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 9-10-11-13-14- 15) (Pins C 10-12-13-15-16- 17)	-	-100	nA
11 to 16	Input Current High Level	I <sub>IН1</sub>	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14- 15) (Pins C 10-12-13-15-16- 17)	-	100	nA
17 to 32	Input Current Low Level (A or B Lines)	l <sub>IL2</sub>	3009	4(c)	$\begin{split} &V_{\text{IN}} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 3} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)} \end{split}$	-	-12	μА
33 to 48	Input Current High Level (A or B Lines)	l <sub>IH2</sub>	3010	4(d)	$\begin{split} &V_{\text{IN}} \text{ (Under Test)} = 15 \text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} = 0 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 3} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)} \end{split}$	-	12	μΑ



PAGE 28

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NG	O LADA OTEDIOTICS	OVMEN	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	K  T
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49 to 56	Output Voltage Low Level (Data Lines 'A' Parallel Outputs)	V <sub>OL1</sub>	3007	4(e)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	1	0.05	V
57 to 64	Output Voltage Low Level (Data Lines 'B' Parallel Outputs)	V <sub>OL2</sub>	3007	4(e)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 15Vdc $V_{IN}$ ('A' Data Lines) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-	0.05	V
65 to 72	Output Voltage High Level (Data Lines 'A' Parallel Outputs)	V <sub>OH1</sub>	3006	4(f)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 15Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	14.95	•	٧
73 to 80	Output Voltage High Level (Data Lines 'B' Parallel Outputs)	V <sub>OH2</sub>	3006	4(f)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	14.95	-	V



PAGE 29

ISSUE 3

# TABLE 3 (a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
81 to 88	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL1</sub>	•	4(g)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	0.36	•	mA
89 to 96	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 5Vdc $V_{IN}$ ('A' Data Lines) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	0.36	•	mA
97 to 104	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	lol3	_	4(g)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 0Vdc V <sub>OUT</sub> = 1.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	2,4	-	mA
105 to 112	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OL4</sub>	-	4(g)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 0Vdc V <sub>OUT</sub> = 1.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	2.4	-	mA



PAGE 30

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
113 to 120	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OH1</sub>	•	4(h)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 5Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-0.36	•	mA
121 to 128	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH2</sub>	-	4(h)	$\begin{split} &V_{IN} \text{ ('A' Enable)} = 5\text{Vdc} \\ &V_{IN} \text{ (P/S)} = 5\text{Vdc} \\ &V_{IN} \text{ (A/B)} = 0\text{Vdc} \\ &V_{IN} \text{ (A/S)} = 5\text{Vdc} \\ &V_{IN} \text{ ('A' Data Lines)} = 5\text{Vdc} \\ &V_{OUT} = 4.6\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc} \\ &Note \ 4 \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9)} \end{split}$	-0.36	•	mA
129 to 136	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	ЮНЗ	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-2.4	-	mA
137 to 144	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH4</sub>	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-2.4	-	mA

PAGE 31

ISSUE 3

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
NO.						MIN	MAX	UNIT
145	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	• 4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)	4.5		V
145	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-			1	0.5	
146	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-			-	1.5	V
147	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	A/S Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10µA (Pin D/F 12) (Pin C 14)	-0.3	-3.5	V
148	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	A/S Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 32

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

	TABLE 3(D) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) C								
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT	
						MIN	MAX	-	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2		-	-	
2	Functional Test	-	<del>-</del>	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-	
3 to 4	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 24) (Pin C 28)	,	500	nA	
5 to 10	Input Current Low Level	I <sub>IL1</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14- 15) (Pins C 10-12-13-15-16- 17)	-	-50	nA	
11 to 16	Input Current High Level	I <sub>IH1</sub>	3010	4(d)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Other Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 9-10-11-13-14-15) (Pins C 10-12-13-15-16-17)	-	50	nA	
17 to 32	Input Current Low Level (A or B Lines)	l <sub>1L2</sub>	3009	4(c)	$\begin{split} &V_{\text{IN}} \text{ (Under Test)} = 0 \text{Vdc} \\ &V_{\text{IN}} \text{ (Other Inputs)} \\ &= 15 \text{Vdc} \\ &V_{\text{DD}} = 15 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 3} \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)} \end{split}$	-	-400	nA	
33 to 48	Input Current High Level (A or B Lines)	l <sub>lH2</sub>	3010	4(d)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \\ 15 V dc \\ V_{IN} \; (\text{Other Inputs}) \; = 0 V dc \\ V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ \text{Note 3} \\ (\text{Pins D/F 1-2-3-4-5-6-7-8-16-17-18-19-20-21-22-23}) \\ (\text{Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27}) \end{array}$	-	400	nA	



PAGE 33

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINUT
NO.						MIN	MAX	UNIT
49 to 56	Output Voltage Low Level (Data Lines 'A' Parallel Outputs)	V <sub>OL1</sub>	3007	4(e)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	1	0.05	V
57 to 64	Output Voltage Low Level (Data Lines 'B' Parallel Outputs)	V <sub>OL2</sub>	3007	4(e)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	1	0.05	V
65 to 72	Output Voltage High Level (Data Lines 'A' Parallel Outputs)	V <sub>ОН1</sub>	3006	4(f)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 15Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	14.95	-	V
73 to 80	Output Voltage High Level (Data Lines 'B' Parallel Outputs)	V <sub>OH2</sub>	3006	4(f)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	14.95	-	V



PAGE 34

ISSUE 3

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
NO.						MIN	MAX	UNIT
81 to 88	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	0.64	-	mA
89 to 96	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OL2</sub>	-	4(g)	$\begin{split} &V_{IN} \text{ ('A' Enable)} = 5\text{Vdc} \\ &V_{IN} \text{ (P/S)} = 5\text{Vdc} \\ &V_{IN} \text{ (A/B)} = 0\text{Vdc} \\ &V_{IN} \text{ (A/S)} = 5\text{Vdc} \\ &V_{IN} \text{ ('A' Data Lines)} = 0\text{Vdc} \\ &V_{OUT} = 0.4\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc} \\ &Note \ 4 \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8)} \\ &\text{(Pins C 1-2-3-5-6-7-8-9)} \end{split}$	0.64	-	mA
97 to 104	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	I <sub>OL3</sub>		4(g)	$V_{IN}$ ('A' Enable) = 15Vdc $V_{IN}$ (P/S) = 15Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	4.2		mA
105 to 112	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OL4</sub>		4(g)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 0Vdc V <sub>OUT</sub> = 1.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	4.2		mA



PAGE 35

ISSUE 3

### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SVMBOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olviii
113 to 120	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	ЮН1	<del>-</del>	4(h)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 0Vdc $V_{IN}$ ('B' Data Lines) = 5Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-0.64	ı	mA
121 to 128	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ ('A' Enable) = 5Vdc $V_{IN}$ (P/S) = 5Vdc $V_{IN}$ (A/B) = 0Vdc $V_{IN}$ (A/S) = 5Vdc $V_{IN}$ ('A' Data Lines) = 5Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-0.64	-	mA
129 to 136	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	ЮНЗ	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 0Vdc V <sub>IN</sub> ('B' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	-4.2	-	mA
137 to 144	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH4</sub>	-	4(h)	V <sub>IN</sub> ('A' Enable) = 15Vdc V <sub>IN</sub> (P/S) = 15Vdc V <sub>IN</sub> (A/B) = 0Vdc V <sub>IN</sub> (A/S) = 15Vdc V <sub>IN</sub> ('A' Data Lines) = 15Vdc V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	-4.2		mA

**NOTES**: See Page 26.

PAGE 36

ISSUE 3

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT	
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT	
145	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(0)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-3-4-5-6-7-8-	4.5	-	V	
145	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	•	4(a)	(Firs D/F 1-2-3-4-5-6-7-6-16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-19-20-21-22-23-24-26-27)	-	0.5	V	
146	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F1-2-3-4-5-6-7-8-	13.5	-	>	
140	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	16-17-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9- 19-20-21-22-23-24-26-27)	-	1.5	•	
147	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	A/S Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10µA (Pin D/F 12) (Pin C 14)	-0.7	-3.5	V	
148	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	A/S Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.5	V	

**NOTES**: See Page 26.



PAGE 37

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN				<u></u>		· · · · · ·		-		PIN	NU	MBI	ERS	3									D.C	c. sui	PPLY	1
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	1: 	2	24	
1	0	0	0	0	0	0	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0		$V_{DD}$	٦
2	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	1 .	0	1	0	1	0	1				١
3	0	1	0	1	0	1	0	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0			1	١
4	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				ı
5	Х	X	Χ	Х	X	X	X	Х	1	1	1	1	0	0	0	0	0	0	0	0	0	0				1
6	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0				
7	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0				
8	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0			1	1
9	0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1				
10	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	1	1	1	1	1	1				
11	0	0	0	0	0	0	0	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0				
12 13	0	0	0	0	0	0	0	1	0	1	1 1	0	0	0 1	0	0	0	0	0	0	0	0				
14	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0				
15	0	0	0	0	0	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0				
16	o	0	0	0	0	1	1	1	1	1	•	0	1	0	Ö	0	0	0	Ö	0	0	0				ı
17	0	o	0	0	1	1	1	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0				
18	o	0	0	0	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0				
19	o	0	0	1	1	1	1	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0				
20	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0			l	
21	0	0	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0				
22	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0				
23	0	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0				
24	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0			ļ	
25	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0				l
26	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	1	0	1	0	1	0				
27	0	1	0	1	0	1	0	1	1	1	1	1	0	1	1	0	1	0	1	0	1	0			j	
28	0	1	0	1	0	1	0	1	0	1	1	1	0	0	0	1	0	1	0	1	0	1	ŀ			
29	0	1	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	0	1	0	1				
30	0	1	0	1	0	1	0	1	1	1	1	1	0	0	0	1	0	1	0	1	0	1				
31	1	0	1	0	1	0		0	1	•	1	1	0	1	0	1	0	1	0	1	•	1				
32	1	0	1	0	1	0	1	0	0	1	1	1	0	0	1	0	1	0	1	0	1	0	1 I		1	
33	1	0	1	0	1	0	1	0	0	1	1	1	0	1	1	0	1	0	1	0	1	0				
34	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1	1	0	1	0	1	0	1				
35	0	1	0	1	0	1	0	0	0	0	1	0	0	1	1	1	0	1	0	1	0	1				
36	0	1	0	1	0	1	0	0	0	1	1	0	0	0	0	1	1	0	1	0	1	0				
37		0	1	0	1	0	0	1	0	1	1	0	0	1	0	1	1	0	1	0	1	0	<b>!</b>			
38	1	0	1	0	1	0	0	1	1	0	1	0	0	0	1	0	1	1	0	1	0	1				
39	0	1	0	1	0	0	1	0	1	0	1	0	0	1	1	0	1	1	0	1	0	1				
40	0	1	0	1	0	0	1	0	1	1	1	0	0	0	0	1	0	1	1	0	1	0	<b>i</b> i			
41	1	0	1	0	0	1	0	1	1	1	1	0	0	1	0	1	0	1	1	0	1	0				
42	1	0	1	0	0	1	0	1	1	0	1	0	1	0	1	0	1	0	1	1	0	1	↓	,	$\downarrow$	
43	0	1	0	0	1	0	1	0	1	0	_ 1	0	_1	1	1_	0	1	0	1	1	0	_1	<u> </u>		₹	

**NOTES**: See Page 39.



PAGE 38

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN									F	PΙΝ	NU	MB	ERS	3									D.	C. S	UPPL	Y
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	2	24	
44	0	1	0	0	1	0	1	0	1	1	1	0	1	0	0	1	0	1	0	1	1	0	0		V <sub>D</sub>	D
45	1	0	0	1	0	1	0	1	1	1	1	0	1	1	0	1	. 0	1	0	1	1	0	1			
46	1	0	0	1	0	1	0	1	1	0	1	0	0	0	1	0	1	0	1	0	1	1				
47	0	0	1	0	1	0	1	0	1	0	1	0	0	1	1	0	1	0	1	0	1	1				
48	0	0	1	0	1	0	1	0	1	1	1	0	0	0	0	1	0	1	0	1	0	1	l			
49	0	1	0	1	0	1	0	1	1	1	1	0	0	1	0	1	0	1	0	1	0	1				
50	0	1	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1	1	1				
51	0	1	0	1	0	1	0	1	0	0	1	1	0	1	1	1	1	1	1	1	1	1				
52	0	1	0	1	0	1	0	1	1	0	1	1	0	0	1	1	1	1	1	1	1	1				
53	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1				
54	1	1	1	1	1	1	1	1	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
55	1	1	1	1	1	1	1	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
56	1	1	1	1	1	1	1	0	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
57	1	1	1	1	1	1	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1				
58	1	1	1	1	1	1	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1			
59	1	1	1	1	1	0	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1				
60	1	1	1	1	1	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1				
61	1	1	1	1	0	0	0	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
62	1	1	1	1	0	0	0	0	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
63	1	1	1	0	0	0	0	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
64	1	1	1	0	0	0	0	0	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
65	1	1	0	0	0	0	0	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
66	1	1	0	0	0	0	0	0	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
67	1	0	0	0	0	0	0	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
68	1	0	0	0	0	0	0	0	1	0	1	0	0	0	1	1	1	1	1	1	1	1				
69	0	0	0	0	0	0	0	0	1	0	1	0	0	1	1	1	1	1	1	1	1	1				
70	0	0	0	0	0	0	0	0	1	0	1	1	0	0	1	1	1	1	1	1	1	1				
71	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1				
72	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0				
73	1	1	1	1	1	1	1	1	0	0	1	1	0	1	0	0	0	0	0	0	0	0				
74	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Ľ			Ψ

NOTES: See Page 39.



PAGE 39

ISSUE 3


### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

  2. Logic Level Definitions:  $1 = V_{IH}$ ,  $= V_{DD}$ ;  $0 = V_{IL} = V_{SS}$ ; X = Don't Care.

#### FIGURE 4(b) - QUIESCENT CURRENT






PAGE 40

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

#### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**


- 1. Each output to be tested separately.
- 2. A/S Input to  $V_{IL}$  for data line 'A' output and to  $V_{IH}$  for data line 'B' output.
- 3. Apply pulses 0Vdc to V<sub>DD</sub> Vdc to clock input until required output is obtained.

- Each output to be tested separately.
- 2. A/S Input to  $V_{IL}$  for data line 'A' output and to  $V_{IH}$  for data line 'B' output.
- 3. Apply pulses 0Vdc to V<sub>DD</sub> Vdc to clock input until required output is obtained.

PAGE 41

ISSUE 3


#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### **NOTES**

- 1. Each output to be tested separately.
- 2. A/S Input to  $V_{IL}$  for data lines 'A' output and to  $V_{IH}$  for data line 'B' output.
- 3. Apply pulses 0Vdc to  $V_{DD}$  Vdc to clock input until required output is obtained.

#### FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



- 1. Each output to be tested separately.
- 2. A/S Input to  $V_{IL}$  for data lines 'A' output and to  $V_{IH}$  for data lines 'B' output.
- 3. Apply pulses 0Vdc to VDD Vdc to clock input until required output is obtained.



PAGE 42

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

### FIGURE 4(j) -THRESHOLD VOLTAGE P-CHANNEL






FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



#### NOTES

1. Each input to be tested separately.



#### **NOTES**

1. Each input to be tested separately.




PAGE 43

ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(m) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 44


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



#### **VOLTAGE WAVEFORMS**



### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ kHz.




PAGE 45


ISSUE 3

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(0) - PROPAGATION DELAY OUTPUT TO HIGH IMPEDANCE



#### **VOLTAGE WAVEFORMS**



#### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ kHz.



PAGE 46

ISSUE 3

### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
81 to 88	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
89 to 96	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	%
113 to 120	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
121 to 128	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	10н2	As per Table 2	As per Table 2	± 15 (1)	%
147	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	٧
148	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 47 ISSUE 3

### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Inputs - (Pins D/F 9-11-13-14-16-18-20-22) (Pins C 10-13-15-16-19-21-23-26)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
3	Inputs - (Pins D/F 10-15-17-19-21-23) (Pins C 12-17-20-22-24-27)	V <sub>IN</sub>	Ground	Vdc
4	'B' Data Lines - (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	V <sub>IN</sub>	Open	-
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	<b>15</b>	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Inputs - (Pins D/F 9-11-13-14-16-18-20-22) (Pins C 10-13-15-16-19-21-23-26)	V <sub>IN</sub>	Ground	Vdc
3	Inputs - (Pins D/F 10-15-17-19-21-23) (Pins C 12-17-20-22-24-27)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	'B' Data Lines - (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	V <sub>IN</sub>	Open	-
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 48

ISSUE 3

## TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Input - (Pin D/F 11) (Pin C 13	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
3	Inputs - (Pins D/F 9-13-14) (Pins C 10-15-16)	V <sub>IN</sub>	Ground	Vdc
4	'B' Data Lines - (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
5	'A' Data Lines - (Pins D/F 16-17-18-19-20-21-22-23) (Pins C 19-20-21-22-23-24-26-27)	V <sub>IN</sub>	Open	-
6	Input - (Pin D/F 15) (Pin C 17)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
7	Input - (Pin D/F 10) (Pin C 12)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
8	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
9	Pulse Frequency Square Wave	f V <sub>GEN2</sub> V <sub>GEN1</sub>	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
10	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15	Vdc
11	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc


 $\frac{\text{NOTES}}{\text{1. Input Load}} = \text{Output Load} = 2k\Omega \text{ minimum to } 47k\Omega \text{ maximum.}$ 



PAGE 49


ISSUE 3

### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the Chip Carrier Package.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 50

ISSUE 3

### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



#### **NOTES**

1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 51

ISSUE :

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 52

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

F								
NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
	0, 2 4 5 10 1 2 1 10 1 10 0		TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	_	1	•
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	-	nA
5 to 10	Input Current Low Level	l <sub>IL1</sub>	As per Table 2	As per Table 2	-	-	-50	nA
11 to 16	Input Current High Level	l <sub>IH1</sub>	As per Table 2	As per Table 2	, <del>-</del>	-	50	nA
17 to 32	Input Current Low Level (A or B Lines)	l <sub>iL2</sub>	As per Table 2	As per Table 2	-	-	-400	nA
33 to 48	Input Current High Level (A or B Lines)	l <sub>IH2</sub>	As per Table 2	As per Table 2	-	-	400	nA
49 to 56	Output Voltage Low Level (Data Lines 'A' Parallel Outputs)	V <sub>OL1</sub>	As per Table 2	As per Table 2	-	-	0.05	V
57 to 64	Output Voltage Low Level (Data Lines 'B' Parallel Outputs)	V <sub>OL2</sub>	As per Table 2	As per Table 2	-	-	0.05	V
65 to 72	Output Voltage High Level (Data Lines 'A' Parallel Outputs)	V <sub>OH1</sub>	As per Table 2	As per Table 2	-	14.95	<u>.</u>	V
73 to 80	Output Voltage High Level (Data Lines 'B' Parallel Outputs)	V <sub>OH2</sub>	As per Table 2	As per Table 2	<del>-</del>	14.95	_	٧
81 to 88	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-		%
89 to 96	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%

<sup>1.</sup> Percentage of limit value if voltage is the measurement function.



PAGE 53

ISSUE 3

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

			SPEC. AND/OR	TEST	CHANGE			
NO	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
97 to 104	Output Drive Current N-Channel (Data Lines 'A' Parallel Outputs)	l <sub>OL3</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
105 to 112	Output Drive Current N-Channel (Data Lines 'B' Parallel Outputs)	l <sub>OL4</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
113 to 120	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	l <sub>ОН1</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
121 to 128	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	•	-	%
129 to 136	Output Drive Current P-Channel (Data Lines 'A' Parallel Outputs)	l <sub>ОН3</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
137 to 144	Output Drive Current P-Channel (Data Lines 'B' Parallel Outputs)	I <sub>OH4</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
145	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>			-	4.5	-	
140	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	-	0.5	V
147	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
148	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧

#### **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 54

ISSUE 3

### **APPENDIX 'A'**

Page 1 of 1

### AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.