

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-STAGE SHIFT AND STORE BUS REGISTER, WITH SYNCHRONOUS SERIAL OUTPUTS AND 3-STATE PARALLEL OUTPUTS, BASED ON TYPE 4094B

ESCC Detail Specification No. 9306/026

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 51

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-STAGE SHIFT AND STORE BUS REGISTER, WITH SYNCHRONOUS SERIAL OUTPUTS AND 3-STATE PARALLEL OUTPUTS, BASED ON TYPE 4094B

ESA/SCC Detail Specification No. 9306/026



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	May 2001	Sa milt	From



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev.	Rev.	CHANGE	Approved	
Letter	Date	Reference Item	DCR No.	
		This Issue supersedes Issue 2 and incorporates all modifications define		
i l		Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following	owing	
		DCRs:-		
		Cover page	None	
		DCN	None	
		Para. 1.3 : New sentence added	221602	
		Table 1(a) : Variants 10 and 11 added	221565	
		Table 1(b) : No. 8, Maximum temperature amended	221602	
]		Figure 2(a) : Side elevation corrected	221565	
		: Dimension 'C' amended	221565	
		Figure 2(c) : In the drawing, Pin No. 20 location correct		
		Figure 2(e) : New page added	221565	
		Notes to Figures : Title amended	221565	
		Figure 3(a) : Left-hand Title amended	221565	
		: "SO" added to comparison Titles	221565	
]		Para. 4.3.2 : SO package added to the text	221565	
		Para. 4.4.2 : SO package added to the text	221565	
		Para. 4.5.2 : SO package added to the text	221565	
		Para. 4.8.6 : Last sentence deleted, new text added	221602	
		Appendix 'A' : Appendix added	221602	
	l			
	1			
Į.				
1	1			
	ŀ			
1				
	Į	Į.		
Ì			ŀ	
1		\		
		}		
]				
			1	
1				
			j	
1				
L				



PAGE 3

ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4	Scope Component Type Variants Maximum Ratings	5 5 5 5
1.4 1.5 1.6	Parameter Derating Information Physical Dimensions Pin Assignment	5 5
1.7 1.8	Truth Table Circuit Schematic	5 5
1.9 1.10 1.11	Functional Diagram Handling Precautions Input Protection Network	5 5 5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General Populations from Constitution	17 17
4.2	Deviations from Generic Specification	17
4.2.1 4.2.2	Deviations from Special In-process Controls Deviations from Final Production Tests	17
4.2.2	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19 19
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	19
4.6.3 4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	48
4.8.1	Electrical Measurements on Completion of Environmental Tests	48
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	48
4.8.3	Electrical Measurements on Completion of Endurance Tests	48
4.8.4	Conditions for Operating Life Test	48
4.8.5	Electrical Circuits for Operating Life Tests	48
4.8.6	Conditions for High Temperature Storage Test	48



PAGE 4

ISSUE 3

TABLE	:S	<u>Page</u>
		e
1(a)	Type Variants	6 6
1(b)	Maximum Ratings	20
2	Electrical Measurements at Room Temperature, d.c. Parameters Electrical Measurements at Room Temperature, a.c. Parameters	20 24
2(0)	Electrical Measurements at Hoom Temperature Electrical Measurements at High Temperature	27
3(a)	Electrical Measurements at Low Temperature	31
3(b) 4	Parameter Drift Values	43
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	44
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Conditions for Burn-in Dynamic	45
6	Electrical Measurements on Completion of Environmental Tests and	49
Ū	at Intermediate Points and on Completion of EnduranceTesting	
FIGUE	RES CONTRACTOR CONTRAC	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	35
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	46
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	46
5(c)	Electrical Circuit for Burn-in Dynamic	47
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	51



PAGE

ISSUE 3

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 8-Stage Shift and Store Bus Register, with fully buffered Synchronous Serial Outputs and 3-State Parallel Outputs, based on Type 4094B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE

ISSUE 3

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	. G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	±IIN	10	mA	-
4	D.C. Output Current	± l _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	





PAGE

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
STIVIDUL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
θ ₂	7.62	8.12	
F	7.11	7.62	
	-	3.70	
K	10.90	12.10	
l	1.27 TYPICAL		




PAGE 9

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



- 1,1 1			
DIMENSIONS	MILLIM	MILLIMETRES	
DIMENSIONS	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06	1.95 2.36 0.72 1.47	3 3
D1	1.91 8.67 7.21	2.41 9.09 7.52	,
d, d1 d2 E E1	1.27 7.62 8.67 7.21	TYPICAL TYPICAL 9.09 7.52	4
e, e1 e2 f, g	7.21 1.27 7.62	TYPICAL TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	8




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G_	0.38	0.48	3
Н	0.60	0.90	3
K_	9.00 TYI	9.00 TYPICAL	
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

5. Index corner only.

6. Three non-index corners.

7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS



PAGE 14

ISSUE 3


FIGURE 3(b) - TRUTH TABLE

CL	CL OUTPUT ENABLE		DATA	PARA OUTF		SERIAL OUTPUTS		
	ENABLE			Q1	QN	QS (1)	Q' S	
Ţ	L	Х	Х	ос	ос	(Q7)	NC	
1	L	X	Х	оc	ос	NC	(Q7)	
	н	L	Х	NC	NC	(Q7)	NC	
	н	Н	L	L	QN-1	(Q7)	NC	
	н	Н	н	н	QN-1	(Q7)	NC	
l	Н	н	Н	NC	NC	NC	(Q7)	

NOTES

- 1. At the positive clock edge, information in the 7th Shift Register Stage (internal) is transferred to the 8th Register Stage and the QS output.
- 2. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care, OC=Open Circuit.


TIMING DIAGRAM





PAGE 15

ISSUE 3






PAGE 16


ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM



PARALLEL OUTPUTS Q1 - Q8 (Pins 4,5,6,7,14,13,12,11 respectively)

FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

PDSO = Single Output Power Dissipation

CKT = Circuit

I_{OZ} = Output Leakage Current Third State

t_{PHZ} = Propagation Delay, High Output to High Impedance t_{PZH} = Propagation Delay, High Impedance to High Output t_{PLZ} = Propagation Delay, Low Output to High Impedance t_{PZL} = Propagation Delay, High Impedance to Low Output

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 18

ISSUE 3

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	930602601E
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $\pm 22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
2	Functional Test	<u>-</u>	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	•	•
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 16) (Pin C 20)	1	1.0	μА
6 to 9	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	•	-50	nA
10 to 13	Input Current High Level	lн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	-	50	nA
14 to 23	Output Voltage Low Level	V _O L	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	-	0.05	V



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CUADACTEDICTICS	CVADO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 33	Output Voltage Low Level	Vон	3006	4(f)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	14.95	-	V
34 to 43	Output Drive Current N-Channel	I _{OL1}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	0.51	-	mA
44 to 53	Output Drive Current N-Channel	lol2	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	3.4	-	mA
54 to 63	Output Drive Current P-Channel	I _{OH1}		4(h)	V_{IN} (Enable) = 5Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-0.51	-	mA



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OHANAO I ENISTIOS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
64 to 73	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-3.4	ı	mA
74 to 81	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12-13-14) (Pins C 5-6-7-9-14-15-16-17)	-	0.4	μA
82 to 89	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12-13-14) (Pins C 5-6-7-9-14-15-16-17)	-	-0.4	μА
90	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	_	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc, V_{SS} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	4.5	0.5	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
91	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}		•	(Pins D/F 4-5-6-7-9-10-11- 12-13-14) (Pins C 5-6-7-9-11-12-14- 15-16-17)	-	1.5	
92	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
93	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
94 to 97	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(I)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	<u>-</u>	-2.0	V
98 to 101	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(m)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	3.0	•	V



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	OLIA DA OTEDIOTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
102 to 105	Input Capacitance	C _{IN}	3012	4(n)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	1	7.5	pF
106	Propagation Delay Low to High, (Clock to Serial Output QS)	tPLH1	3003	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 $\frac{Pins\ D/F}{3\ to\ 9}$ $\frac{Pins\ C}{4\ to\ 11}$	•	550	ns
107	Propagation Delay Low to High, (Clock to Serial Output Q'S)	t _{PLH2}	3003	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F Pins C 3 to 10 4 to 12	-	550	ns
108	Propagation Delay High to Low, (Clock to Serial Output QS)	tPHL1	3003	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F Pins C 3 to 9 4 to 11	-	550	ns
109	Propagation Delay High to Low, (Clock to Serial Output Q'S)	[†] PHL2	3003	4(0)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test)} = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (All Other Inputs)} \\ &= 5\text{Vdc} \\ &V_{\text{DD}} = 5\text{Vdc}, \ V_{\text{SS}} = 0\text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{3 \text{ to } 10} \frac{\text{Pins C}}{4 \text{ to } 12} \end{aligned}$	-	550	ns



PAGE 25

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883		C = CCP)	MIN	MAX	
110	Propagation Delay High Impedance to Low Output	tp∠L	3003	4(p)	V_{IN} (Enable) = Pulse Generator V_{OUT} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 15 to 4 19 to 5	ī	180	ns
111	Propagation Delay Low Output to High Impedance	[†] PLZ	3003	4(p)	V _{IN} (Enable) = Pulse Generator V _{OUT} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 <u>Pins D/F</u> <u>Pins C</u> 15 to 4 19 to 5	-	180	ns
112	Propagation Delay High Impedance to High Output	^t РZН	3003	4(p)	V_{IN} (Enable) = Pulse Generator V_{OUT} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 15 to 4 19 to 5	•	280	ns
113	Propagation Delay High Output to High Impedance	t _{РН} Z	3003	4(p)	V_{IN} (Enable) = Pulse Generator V_{OUT} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 15 to 4	•	280	ns
114 to 115	Transition Time Low to High	t _{TLH}	3004	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 9-10) (Pins C 11-12)	-	150	ns



PAGE 26

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
116 to 117	Transition Time High to Low	t _{ТН} L	3004	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 9-10) (Pins C 11-12)	-	150	ns
118	Maximum Clock Input Frequency	f _(CL)	3004	4(0)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 $\frac{\text{Pins D/F}}{3 \text{ to 9}}$ $\frac{\text{Pins C}}{4 \text{ to 11}}$	1.25	-	MHz

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- Apply 9 clock pulses of V_{DD} to V_{SS} to the Clock Input.
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the clock input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	l _{DD}	3005	4(b)	$V_{IL} = 0 Vdc, V_{IH} = 15 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ (Pin D/F 16) (Pin C 20)	-	30	μΑ
6 to 9	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	-	-100	nA
10 to 13	Input Current High Level	Iн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	-	100	nA
14 to 23	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	-	0.05	٧



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
24 to 33	Output Voltage Low Level	V _{OH}	3006	4(f)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	14.95	-	V
34 to 43	Output Drive Current N-Channel	I _{OL1}	_	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	0.36	1	mA
44 to 53	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	2.4	-	mA
54 to 63	Output Drive Current P-Channel	l _{OH1}	-	4(h)	V_{IN} (Enable) = 5Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-0.36	_	mA



PAGE 29

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
64 to 73	Output Drive Current P-Channel	I _{ОН2}	-	4(h)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-2.4	•	mA
74 to 81	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12-13-14) (Pins C 5-6-7-9-14-15-16-17)	-	12	μA
82 to 89	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12- 13-14) (Pins C 5-6-7-9-14-15-16- 17)	-	-12	μ A
90	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	_	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	4.5	0.5	V

PAGE 30

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
NO.						MIN	MAX	OINII
91	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 4-5-6-7-9-10-11- 12-13-14) (Pins C 5-6-7-9-11-12-14- 15-16-17)	.	1.5	
92	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	٧
93	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V

PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST		TEST CONDITIONS	LIMITS		
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
3 to 5	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 16) (Pin C 20)	-	1.0	μА
6 to 9	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	-	-50	nA
10 to 13	Input Current High Level	Ίн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	-	50	nA
14 to 23	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	-	0.05	V



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 33	Output Voltage Low Level	V _{ОН}	3006	4(f)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17)	14.95	-	V
34 to 43	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	0.64	-	mA
44 to 53	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	4.2	-	mA
54 to 63	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V_{IN} (Enable) = 5Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-0.64	-	mA



PAGE 33

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.4.1
64 to 73	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Enable) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 3 and 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 6-7-9-10-14-15-16-17-19-20)	-4.2	1	mA
74 to 81	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12-13-14) (Pins C 5-6-7-9-14-15-16-17)	-	0.4	µА
82 to 89	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	V_{IN} (Strobe and Data) = 15Vdc Clock = Pulse Generator V_{IN} (Enable) = 0Vdc V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-11-12-13-14) (Pins C 5-6-7-9-14-15-16-17)	-	-0.4	μΑ
90	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5 Vdc \\ V_{IH} = 3.5 Vdc \\ V_{DD} = 5 Vdc, \ V_{SS} = 0 Vdc \\ Note 5 \\ (Pins D/F 4-5-6-7-9-10-11-12-13-14) \\ (Pins C 5-6-7-9-11-12-14-15-16-17)$	4.5	0.5	V



PAGE 34

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
NO.						MIN	MAX	UNIT
91	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 4-5-6-7-9-10-11- 12-13-14) (Pins C 5-6-7-9-11-12-14- 15-16-17)	ı	1.5	
92	Threshold Voltage N-Channel	V _{THN}	-	4(j)	Clock Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
93	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V



PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					·	PIN	NU	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	0	0	Χ	Х	Х	Х	Х	Χ	Х	Х	Χ	Х	1	0	V_{DD}
2	0	0	1	X	X	X	X	Х	X	X	Х	X	X	1	[
3	0	0	0	X	X	X	X	X	X	X	X	X	X	1		
4	0	0	1	X	X	X	X	X	X	X	X	X	X	1		
5	0	0	0	X	X	X	X	X	X	X	X	X	X	1	1	
6	0	0	1	X	X	X	X X	X	X	X X	X X	X X	X	1		
7	0	0	0	X	X	X	X	X	X X	X	X	X	X X	1		
8 9	0	0	1	X X	X	X X	X	X X	X	X	X	X	X	1		
	0	0	0	X	X	X	X	X	X	X	X	X	X	1		
10	0	0	1				X		X	X	X	X		1		
11 12	0	0 0	0	X X	X X	X X	X	X X	X	X	X	X	X X	1		
13	0	0	1 0	X	X	X	X	X	X	X	X	X	X	1		
14	0	0	1	X	X	X	X	X	X	X	X	X	X	1		ĺ
15	0	0	Ó	X	X	X	x	X	X	X	X	X	X	1]
16	1	0	1	X	X	X	X	X	X	X	X	X	X	1		
17	i	Ö	Ò	Ô	Ô	ô	Ô	Ô	Ô	Ô	Ô	Ô	Ô	1		
18	1	1	Ö	Ö	Ö	Ö	Ö	Ö	Ö	Ö	Ö	Ö	Ö	1		
19	i	1	1	1	0	Ö	Ö	Ö	Ö	Ö	Ö	0	Ö	1		
20	1	Ó	Ó	1	Ö	Ō	Ö	Ö	Ō	Ö	Ö	Ö	Ö	1		
21	li	Ö	1	Ò	1	ō	Õ	Ō	Ō	Ō	Ō	Ō	Ō	1		Į
22	1	1	0	Ō	1	Ō	0	Ö	Ō	Ō	Ō	Ō	0	1		
23	1	1	1	1	0	1	0	Ō	Ō	Ō	0	Ō	0	1		
24	1	0	0	1	0	1	0	0	0	0	0	0	0	1		
25	1	0	1	0	1	0	1	0	0	0	0	0	0	1		
26	1	1	0	0	1	0	1	0	0	0	0	0	0	1		
27	1	1	1	1	0	1	0	0	0	0	0	0	1	1		
28	1	0	0	1	0	1	0	0	0	0	0	0	1	1		
29	1	0	1	0	1	0	1	0	0	0	0	1	0	1		
30	1	1	0	0	1	0	1	0	0	0	0	1	0	1	,	
31	1	1	1	1	0	1	0	0	0	0	1	0	1	1		
32	1	0	0	1	0	1	0	0	0	0	1	0	1	1		
33	1	0	1	0	1	0	1	1	0	1	0	1	0	1	1 1	Ì
34	0	1	0	0	1	0	1	1	1	1	0	1	0	1		
35	0	1	1	0	1	0	1	0	1	1	0	1	0	1]]	
36	1	1	1	1	0	1	0	0	1	0	1	0	1	1		
37	1	1	0	1	0	1	0	0	0	0	1	0	1	1		
38	1	1	1	1	1	0	1	1	0	1	0	1	0	1		
39	1	1	0	1	1	0	1	1	1	1	0	1	0	1	!	1
40	1	1	1	1	1	1	0	0	1	0	1	0	1	1		
41	0	1	0	1	1	1	0	0	0	0	1	0	1	1		
42	0	1	1	1	1	1	0	1	0	0	1	0	1	1		
43	0	1	0	1	1	1	0	1	1	0	1	0	1	_ 1	₩	∀

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.



PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT'D)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN	I _{DD} TEST						PIN	NU NU	MBE	RS						D.C	. su	PPLY
NO.	NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	·	16
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40	NO.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	3 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	4	5	6	7		/C	11	12	13	14	15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			V _{DD}
41	3	1	1	0						¥					1	1 1	1	¥

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, O/C = Open Circuit.




PAGE 37


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES


1. Each input to be tested separately.


NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE





NOTES

- 1. Each output to be tested separately.
- 2. Nine clock pulses of V_{DD} to V_{SS} to be applied.

- 1. Each output to be tested separately.
- 2. Nine clock pulses of V_{DD} to V_{SS} to be applied.


PAGE 38


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT






NOTES

- 1. Each output to be tested separately.
- 2. Nine clock pulses of V_{DD} to V_{SS} to be applied.

NOTES

- 1. Each output to be tested separately.
- 2. Nine clock pulses of V_{DD} to V_{SS} to be applied.

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



- 1. Each output to be tested separately.
- 2. Nine clock pulses of V_{DD} to V_{SS} to be applied.




PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 40

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 41


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.




PAGE 42


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY, ENABLE TO OUTPUT



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.



PAGE 43

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
34 to 43	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
54 to 63	Output Drive Current P-Channel	l _{ОН1}	As per Table 2	As per Table 2	±15 (1)	%
74 to 81	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
82 to 89	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	nA
92	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
93	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	٧

NOTES1. Percentage of limit value if voltage is the measurement function.



PAGE 44

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17)	V _{OUT}	Open	-
3	Input - (Pin D/F 3) (Pin C 4)	V _{IN}	Ground	Vdc
4	Input - (Pins D/F 1-2-15) (Pins C 1-2-19)	V _{IN}	V _{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17)	V _{OUT}	Open	1
3	Input - (Pin D/F 3) (Pin C 4)	V _{IN}	V _{DD}	Vdc
4	Input - (Pin D/F 1-2-15) (Pin C 1-2-19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 45

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Te	emperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17)		V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-15) (Pins C 1-19)		V _{IN}	V _{DD}	Vdc
4	Input - (Pin D/F 2) (Pin C 2)		V _{IN}	V _{GEN2}	Vac
5	Input - (Pin D/F 3) (Pin C 4)		V _{IN}	V _{GEN1}	Vac
6	Pulse Volta	ge	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Freq	uency Square Wave	f GEN1	50k 50% duty cycle	Hz
8	Pulse Freq	uency Square Wave	f GEN2	25k 50% duty cycle	Hz
9	Positive Su (Pin D/F 16 (Pin C 20)	ipply Voltage S)	V _{DD}	15	Vdc
10	Negative S (Pin D/F 8) (Pin C 10)	upply Voltage	V _{SS}	Ground	Vdc

NOTES


1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 46


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 47

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 48

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 49

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	OLIADA OTEDIOTIOS	CVMPOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS	<u> </u>		UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
6 to 9	Input Current Low Level	lιL	As per Table 2	As per Table 2	•	ţ	-50	nA
10 to 13	Input Current High Level	ЧН	As per Table 2	As per Table 2	-	-	50	nA
14 to 23	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
24 to 33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
34 to 43	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
44 to 53	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
54 to 63	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
64 to 73	Output Drive Current P-Channel	10н2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
74 to 81	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	-	_	nA
82 to 89	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	-	-	nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 50

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	NO. CHARACTERISTICS		SPEC. AND/OR					UNIT	
NO.	CHARACTERISTICS	3 TIVIBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	0.411	
90	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	_ V	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-		0.5		
92	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧	
93	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3		-	٧	



PAGE 51

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.