

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4-BIT BI-DIRECTIONAL UNIVERSAL

SHIFT REGISTER,

BASED ON TYPE 40194B

ESCC Detail Specification No. 9306/032

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4-BIT BI-DIRECTIONAL UNIVERSAL

SHIFT REGISTER,

BASED ON TYPE 40194B

ESA/SCC Detail Specification No. 9306/032



space components coordination group

| | | Approved by | | |
|------------|----------|---------------|---------------------------------------|--|
| lssue/Rev. | Date | SCCG Chairman | ESA Director General or his Deputy | |
| Issue 3 | May 2001 | San mitte | Arem | |
| | | | | |
| | | | | |
| | | | | |



ISSUE 3

DOCUMENTATION CHANGE NOTICE

| Rev. Letter | Rev. Date | CHANGE Reference Item | Approved DCR No. |
|----------------|--------------|--------------------------|---------------------|
| | | | |
| | | | |

| | SCC | ESA/SCC Detail Specification No. 9306/032 | | | 3 3 |
|----------------|--|--|---------|----|----------|
| | | | | | |
| | | TABLE OF CONTENTS | | De | |
| 1. | GENERAL | | | Pa | age 5 |
| 1.1 | Scope | | | | 5 |
| 1.2 | Component Type Varia | nts | | | 5 |
| 1.3 | Maximum Ratings | | | | 5 |
| 1.4 | Parameter Derating Info | ormation | | | 5 |
| 1.5 | Physical Dimensions | | | | 5 |
| 1.6 | Pin Assignment | | | | 5 |
| 1.7 | Truth Table Circuit Schematic | | | | 5 E |
| 1.8 1.9 | Functional Diagram | | | | 5 5 |
| 1.9 | Handling Precautions | | | | 5 |
| 1.10 | Input Protection Networ | rk | | | 5 |
| | | | | | |
| 2. | APPLICABLE DOCUM | | | | 16 |
| 3. | | S, ABBREVIATIONS, SYMBOLS AND U | INITS | | 16 |
| 4. | REQUIREMENTS | | | | 16 |
| 4.1 | General | | | | 16 |
| 4.2 | Deviations from Generi | • | | | 16 |
| 4.2.1 | Deviations from Specia | | | | 16 |
| 4.2.2 | Deviations from Final F | | | | 16 |
| 4.2.3 | Deviations from Burn-in | | | | 16 |
| 4.2.4 4.2.5 | Deviations from Qualifie | | | | 16 17 |
| 4.2.5 4.3 | Deviations from Lot Ac Mechanical Requireme | • | | | 17 |
| 4.3 4.3.1 | Dimension Check | 1115 | | | 17 |
| 4.3.2 | Weight | | | | 17 |
| 4.4 | Materials and Finishes | | | | 17 |
| 4.4.1 | Case | | | | 17 |
| 4.4.2 | Lead Material and Finis | sh | | | 17 |
| 4.5 | Marking | | | | 17 |
| 4.5.1 | General | | | | 17 |
| 4.5.2 | Lead Identification | | | | 17 |
| 4.5.3 | The SCC Component I | | | | 18 |
| 4.5.4 | Traceability Information | | | | 18 |
| 4.6 | Electrical Measuremen | | | | 18 |
| 4.6.1 | | ts at Room Temperature | | | 18 |
| 4.6.2 | | ts at High and Low Temperatures | | | 18 |
| 4.6.3 4.7 | Circuits for Electrical M Burn-in Tests | leasurements | | | 18 18 |
| 4.7.1 | Parameter Drift Values | | | | 18 |
| 4.7.2 | Conditions for H.T.R.B | | | | 18 |
| 4.7.3 | Electrical Circuits for H | | | | 18 |
| 4.8 | Environmental and Enc | | | | 42 |
| 4.8.1 | | ts on Completion of Environmental Tests | | | 42 |
| 4.8.2 | | ts at Intermediate Points during Enduranc | e Tests | | 42 |
| 4.8.3 | | ts on Completion of Endurance Tests | | | 42 |
| 4.8.4 | Conditions for Operatir | • | | | 42 |
| 4.8.5 | Electrical Circuits for C | | | | 42 |
| 4.8.6 | Conditions for High Te | mperature Storage Test | | | 42 |
| | | | | | |

| Sec |
|-----|
| |

TABLES

Page

| 1(a) | Type Variants | 6 |
|------|--|----|
| 1(b) | Maximum Ratings | 6 |
| 2 | Electrical Measurements at Room Temperature, d.c. Parameters | 19 |
| | Electrical Measurements at Room Temperature, a.c. Parameters | 22 |
| 3(a) | Electrical Measurements at High Temperature | 24 |
| 3(b) | Electrical Measurements at Low Temperature | 27 |
| 4 | Parameter Drift Values | 37 |
| 5(a) | Conditions for Burn-in High Temperature Reverse Bias, N-Channels | 38 |
| 5(b) | Conditions for Burn-in High Temperature Reverse Bias, P-Channels | 38 |
| 5(c) | Conditions for Burn-in Dynamic | 39 |
| 6 | Electrical Measurements on Completion of Environmental Tests and | 43 |

at Intermediate Points and on Completion of EnduranceTesting

FIGURES

| 1 | Not applicable | |
|------|--|----|
| 2 | Physical Dimensions | 7 |
| 3(a) | Pin Assignment | 13 |
| 3(b) | Truth Table | 13 |
| 3(c) | Circuit Schematic | 14 |
| 3(d) | Functional Diagram | 15 |
| 3(e) | Input Protection Network | 15 |
| 4 | Circuits for Electrical Measurements | 30 |
| 5(a) | Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels | 40 |
| 5(b) | Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels | 40 |
| 5(c) | Electrical Circuit for Burn-in Dynamic | 41 |
| APPE | NDICES (Applicable to specific Manufacturers only) | |
| 'A' | Agreed Deviations for STMicroelectronics (F) | 44 |



1. <u>GENERAL</u>

1.1 <u>SCOP</u>E

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Bi-directional Universal Shift Register, having fully buffered outputs, based on Type 40194B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

| VARIANT | CASE | FIGURE | LEAD MATERIAL AND/OR FINISH |
|---------|--------------|--------|--------------------------------|
| 01 | FLAT | 2(a) | G2 or G8 |
| 02 | FLAT | 2(a) | G4 |
| 03 | D.I.L. | 2(b) | G2 or G8 |
| 04 | D.I.L. | 2(b) | G4 |
| 07 | CHIP CARRIER | 2(c) | 2 |
| 08 | D.I.L. | 2(d) | G2 |
| 09 | D.I.L. | 2(d) | G4 |
| 10 | SO CERAMIC | 2(e) | G2 |
| 11 | SO CERAMIC | 2(e) | G4 |

TABLE 1(b) - MAXIMUM RATINGS

| NO. | CHARACTERISTICS | SYMBOL | MAXIMUM RATINGS | UNIT | REMARKS |
|-----|--|-------------------|-------------------------------|------|--------------------|
| 1 | Supply Voltage | V _{DD} | -0.5 to + 18 | V | Note 1 |
| 2 | Input Voltage | V _{IN} | -0.5 to V _{DD} + 0.5 | V | Note 2 Power on |
| 3 | D.C. Input Current | ± I _{IN} | 10 | mA | - |
| 4 | D.C. Output Current | ± I _O | 10 | mA | Note 3 |
| 5 | Device Dissipation | PD | 200 | mWdc | Per Package |
| 6 | Output Dissipation | PDSO | 100 | mWdc | Note 4 |
| 7 | Operating Temperature Range | Т _{ор} | -55 to + 125 | °C | - |
| 8 | Storage Temperature Range | T _{stg} | -65 to + 150 | °C | - |
| 9 | Soldering Temperature For FP and DIP For CCP | T _{sol} | + 300 + 245 | °C | Note 5 Note 6 |


NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS} .
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN




PLANE

| SYMBOL | MILLIM | NOTES | |
|----------|--------|---------|-------|
| STIVIBUL | MIN | MAX | NOTES |
| A | 6.75 | 7.06 | |
| В | 9.76 | 10.14 | |
| С | 1.49 | 1.95 | |
| D | 0.102 | 0.152 | 3 |
| E | 8.76 | 9.01 | |
| F | 1.27 | TYPICAL | 4 |
| G | 0.38 | 0.48 | 3 |
| н | 6.0 | - | 3 |
| L | 18.75 | 22.0 | |
| м | 0.33 | 0.43 | |
| N | 4.31 | TYPICAL | |



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



| SYMBOL | MILLIMETRES | | NOTES |
|----------------|--------------|-------|-------|
| STINDOL | MIN | MAX | NOTES |
| A | 2.10 | 2.54 | ····· |
| a ₁ | 3.0 | 3.7 | |
| a ₂ | 0.63 | 1.14 | 2 |
| В | 1.82 | 2.23 | |
| b | 0.40 | 0.50 | 3 |
| b ₁ | 0.20 | 0.30 | 3 |
| D | 18.79 | 19.20 | |
| E | 7.36 | 7.87 | |
| e | 2.41 | 2.67 | 4 |
| e ₁ | 17.65 | 17.90 | |
| e ₂ | 7.62 | 8.12 | |
| F | 7.11 | 7.62 | |
| I | - | 3.70 | |
| к | 10.90 | 12.10 | |
| ł | 1.27 TYPICAL | | |



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




| SYMBOL | MILLIMETRES | | NOTES |
|--------|-------------|--------|-------|
| | MIN | MAX | NOTES |
| Α | 2.10 | 2.71 | |
| a1 | 3.00 | 3.70 | |
| a2 | 0.63 | 1.14 | 2 |
| В | 1.82 | 2.39 | |
| b | 0.40 | 0.50 | 3 |
| b1 | 0.20 | 0.30 | 3 |
| D | 20.06 | 20.58 | |
| E | 7.36 | 7.87 | |
| е | 2.54 T | YPICAL | 4 |
| e1 | 17.65 | 17.90 | |
| e2 | 7.62 | 8.12 | |
| F | 7.29 | 7.70 | |
| I. | - | 3.83 | |
| К | 10.90 | 12.10 | |
| l | 1.14 | 1.50 | |



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



| SYMBOL | MILLIMETRES | | NOTES |
|--------|--------------|-------|-------|
| | MIN. | MAX. | NOTES |
| A | 6.75 | 7.06 | |
| В | 9.76 | 10.14 | |
| C | 1.49 | 1.95 | |
| D | 0.102 | 0.152 | 3 |
| E | 8.76 | 9.01 | |
| F | 1.27 TY | PICAL | 4 |
| G | 0.38 | 0.48 | 3 |
| H | 0.60 | 0.90 | 3 |
| K | 9.00 TYPICAL | | |
| L | 10 | 10.65 | |
| M | 0.33 | 0.43 | |
| N | 4.31 TYPICAL | | |



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

| FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|
| CHIP CARRIER PIN OUTS | 1 | 2 | 4 | 5 | 6 | 7 | 9 | 10 | 11 | 12 | 14 | 15 | 16 | 17 | 19 | 20 |

FIGURE 3(b) - TRUTH TABLE

| CL | MODE SELECT | | RESET | ACTION |
|-----|-------------|----|-------|----------------------------|
| UL | S0 | S1 | NEOEI | ACTION |
| X | L | L | Н | DO NOTHING |
| 1 | н | L | н | SHIFT RIGHT (Q0 TOWARD Q3) |
| L L | L | н | н | SHIFT LEFT (Q3 TOWARD Q0) |
| 1 | н | н | н | PARALLEL LOAD |
| x | x | Х | L | RESET |

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.

2. \int = Positive-going transition.




FIGURE 3(c) - CIRCUIT SCHEMATIC






FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V) None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

| | <u>930603201E</u> |
|--|-------------------|
| Detail Specification Number | |
| Type Variant, as applicable | |
| Testing Level (B or C, as appropriate) | |

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------|-----------------|----------------|------|---|-----|------|------|
| NO. | | STNBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 2 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 3 to 14 | Quiescent Current | IDD | 3005 | 4(b) | $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20) | - | 1.0 | μΑ |
| 15 to 24 | Input Current Low Level | Ι _Ι | 3009 | 4(c) | $V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (All Other Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$ | - | -50 | nA |
| 25 to 34 | Input Current High Level | lιH | 3010 | 4(d) | $V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{cases}$ | - | 50 | nA |
| 35 to 38 | Output Voltage Low Level | V _{OL} | 3007 | 4(e) | $V_{IN} (\overrightarrow{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 0.05 | V |



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------------|------------------|----------------|------|--|-------|-----|------|
| NU. | CHARACTERISTICS | STMBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | |
| 39 to 42 | Output Voltage High Level | Vон | 3006 | 4(f) | $ V_{IN} (Clock Input) from Low to High V_{IN} (All Other Inputs) = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) $ | 14.95 | - | V |
| 43 to 46 | Output Drive Current N-Channel | l _{OL1} | - | 4(g) | $V_{IN} (\overline{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 0.51 | • | mA |
| 47 to 50 | Output Drive Current N-Channel | I _{OL2} | - | 4(g) | $V_{IN} (\overline{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 3.4 | - | mA |
| 51 to 54 | Output Drive Current P-Channel | I _{OH1} | - | 4(h) | $\begin{array}{l} V_{IN} \mbox{ (Clock Input) from} \\ \mbox{Low to High} \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 5 V dc \\ V_{OUT} = 4.6 V dc \\ V_{DD} = 5 V dc, \ V_{SS} = 0 V dc \\ \mbox{Note 4} \\ \mbox{ (Pins D/F 12-13-14-15)} \\ \mbox{ (Pins C 15-16-17-19)} \end{array}$ | -0.51 | - | mA |
| 55 to 58 | Output Drive Current P-Channel | I _{OH2} | - | 4(h) | $V_{IN} \text{ (Clock Input) from} \\ \text{Low to High} \\ V_{IN} \text{ (All Other Inputs)} \\ = 15 \text{Vdc} \\ V_{OUT} = 13.5 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 4} \\ \text{(Pins D/F 12-13-14-15)} \\ \text{(Pins C 15-16-17-19)} \end{array}$ | -3.4 | - | mA |



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|--|------------------|----------------|------|---|------|------|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNT |
| 59 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL1} | _ | 4(a) | V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 | 4.5 | - | v |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH1} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 0.5 | |
| 60 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 | 13.5 | - | v |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH2} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 1.5 | |
| 61 | Threshold Voltage N-Channel | VTHN | - | 4(i) | Reset Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10) | -0.7 | -3.0 | V |
| 62 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | ResetInput at GroundAll Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16)(Pin C 20) | 0.7 | 3.0 | V |
| 63 to 72 | Input Clamp Voltage (to V _{SS}) | VIC1 | - | 4(k) | $\begin{split} &I_{\text{IN}} \text{ (Under Test)} = -100 \mu \text{A} \\ &V_{\text{DD}} = \text{Open}, V_{\text{SS}} = 0 \text{Vdc} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11}) \\ &(\text{Pins C 1-2-4-5-6-7-9-11-12-14}) \end{split}$ | - | -2.0 | V |
| 73 to 82 | Input Clamp Voltage (to V _{DD}) | V _{IC2} | - | 4(l) | $V_{IN} \text{ (Under Test)} = 6Vdc \\ V_{SS} = Open, R = 30k\Omega \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$ | 3.0 | - | V |



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|--|-----------------|----------------|------|--|-----|-----|------|
| NO. | CHARACTERISTICS | STMBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | МАХ | UNIT |
| 83 to 92 | Input Capacitance | C _{IN} | 3012 | 4(m) | $V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc} \\ V_{DD} = V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$ | - | 7.5 | pF |
| 93 | Propagation Delay Low to High, (Clock to Q0) | t₽LH | 3003 | 4(n) | $V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 7 $\underline{\text{Pins D/F}} \underline{\text{Pins C}}$ 11 to 15 14 to 19 | - | 440 | ns |
| 94 | Propagation Delay High to Low, (Clock to Q0) | t₽HL1 | 3003 | 4(n) | | - | 440 | ns |
| 95 | Propagation Delay High to Low, (Reset to Q0) | tphl2 | 3003 | 4(0) | $V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 $\underline{Pins D/F} \underline{Pins C}$ 1 to 15 1 to 19 | - | 460 | ns |
| 96 | Transition Time Low to High | tτιΗ | 3004 | 4(n) | $V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 15) (Pin C 19) | - | 150 | ns |



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

| | | STICS SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|-----|--------------------------------|-------------------|----------------|------|--|-----|-----|------|
| NO. | CHARACTERISTICS | STNBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | МАХ | UNIT |
| 97 | Transition Time High to Low | tτhl | 3004 | 4(n) | $V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (S0 and S1)} = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 (Pin D/F 15) (Pin C 19) | - | 150 | ns |
| 98 | Maximum Clock Frequency | f _(CL) | - | 4(n) | Clock = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 (Pin D/F 12) (Pin C 15) | 3.0 | - | MHz |

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
- $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the clock input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | test Fig. | TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP | LIM | | UNIT |
|----------------|-----------------------------|-----------------|---------------------------|-------------------|---|-----|------|------|
| | | | 883 | | C = CCP) | MIN | MAX | |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 2 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 3 to 14 | Quiescent Current | IDD | 3005 | 4(b) | $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20) | - | 30 | μА |
| 15 to 24 | Input Current Low Level | ι _L | 3009 | 4(c) | $V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-11) (Pins C 1-2-4-5-6-7-9-11- 12-14)$ | - | -100 | nA |
| 25 to 34 | Input Current High Level | lιΗ | 3010 | 4(d) | $V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{cases}$ | - | 100 | nA |
| 35 to 38 | Output Voltage Low Level | V _{OL} | 3007 | 4(0) | $V_{IN} (\overrightarrow{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 0.05 | V |



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

| | | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------------|------------------|----------------|------|---|-------|-----|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 39 to 42 | Output Voltage High Level | V _{OH} | 3006 | 4(f) | $V_{IN} (Clock Input)$ from Low to High $V_{IN} (All Other Inputs)$ = 15Vdc $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 14.95 | | V |
| 43 to 46 | Output Drive Current N-Channel | l _{OL1} | - | 4(g) | $V_{IN} (\overline{\text{Reset}}) = 0 \text{Vdc}$ $V_{IN} (\text{All Other Inputs})$ $= 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 0.36 | - | mA |
| 47 to 50 | Output Drive Current N-Channel | I _{OL2} | - | 4(g) | $V_{IN} (\overline{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 2.4 | - | mA |
| 51 to 54 | Output Drive Current P-Channel | I _{OH1} | - | 4(h) | $\begin{array}{l} V_{IN} \mbox{ (Clock Input) from Low} \\ to High \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 5 V dc \\ V_{OUT} = 4.6 V dc \\ V_{DD} = 5 V dc, \ V_{SS} = 0 V dc \\ Note \ 4 \\ \mbox{ (Pins D/F 12-13-14-15)} \\ \mbox{ (Pins C 15-16-17-19)} \end{array}$ | -0.36 | - | mA |
| 55 to 58 | Output Drive Current P-Channel | I _{OH2} | - | 4(h) | $ V_{IN} \text{ (Clock Input) from Low} \\ to High \\ V_{IN} \text{ (All Other Inputs)} \\ = 15Vdc \\ V_{OUT} = 13.5Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 12-13-14-15) \\ (Pins C 15-16-17-19) $ | -2.4 | - | mA |



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|-----|--|------------------|----------------|------|---|------|------|------|
| NO. | CHARACTERISTICS | STMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 59 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL1} | - | 4(a) | V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 | 4.5 | - | v |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH1} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | T | 0.5 | |
| 60 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 | 13.5 | - | v |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH2} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | T | 1.5 | |
| 61 | Threshold Voltage N-Channel | V _{THN} | - | 4(i) | Reset Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10) | -0.3 | -3.5 | V |
| 62 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | ResetInput at GroundAll Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16)(Pin C 20) | 0.3 | 3.5 | V |



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------|-----------------|----------------|-------------------|---|-----|------|------|
| 1.0. | | 31MBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 2 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 3 to 14 | Quiescent Current | IDD | 3005 | 4(b) | $V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20) | - | 1.0 | μ |
| 15 to 24 | Input Current Low Level | ΙL | 3009 | 4(c) | $V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-4-5-6-7-9- 10-11) (Pins C 1-2-4-5-6-7-9-11- 12-14)$ | • | -50 | nA |
| 25 to 34 | Input Current High Level | ιH | 3010 | 4(d) | $V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{cases}$ | - | 50 | nA |
| 35 to 38 | Output Voltage Low Level | V _{OL} | 3007 | 4(0) | $V_{IN} (\overrightarrow{\text{Reset}}) = 0 \text{Vdc}$ $V_{IN} (\text{All Other Inputs})$ $= 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 0.05 | V |



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------------|------------------|----------------|------|---|-------|-----|------|
| NO. | CHARACTERISTICS | STMBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | |
| 39 to 42 | Output Voltage High Level | V _{OH} | 3006 | 4(f) | $V_{IN} (Clock Input)$ from Low to High $V_{IN} (All Other Inputs)$ = 15Vdc $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 14.95 | 1 | V |
| 43 to 46 | Output Drive Current N-Channel | I _{OL1} | - | 4(g) | $V_{IN} (\overline{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 0.64 | - | mA |
| 47 to 50 | Output Drive Current N-Channel | I _{OL2} | - | 4(g) | $V_{IN} (\overline{Reset}) = 0Vdc$ $V_{IN} (All Other Inputs)$ $= 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | 4.2 | - | mA |
| 51 to 54 | Output Drive Current P-Channel | I _{OH1} | - | 4(h) | $\begin{array}{l} V_{IN} \mbox{ (Clock Input) from Low} \\ to High \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 5Vdc \\ V_{OUT} = 4.6Vdc \\ V_{DD} = 5Vdc, \ V_{SS} = 0Vdc \\ Note \ 4 \\ \mbox{ (Pins D/F 12-13-14-15)} \\ \mbox{ (Pins C 15-16-17-19)} \end{array}$ | -0.64 | - | mA |
| 55 to 58 | Output Drive Current P-Channel | I _{OH2} | - | 4(h) | $\begin{array}{l} V_{IN} \mbox{ (Clock Input) from Low} \\ to High \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 15Vdc \\ V_{OUT} = 13.5Vdc \\ V_{DD} = 15Vdc, \ V_{SS} = 0Vdc \\ Note \ 4 \\ \mbox{ (Pins D/F 12-13-14-15)} \\ \mbox{ (Pins C 15-16-17-19)} \end{array}$ | -4.2 | - | mA |



.

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT | |
|-----|--|---------------------|----------------|------|---|------|------|------|--|
| NO. | CHARACTERISTICS | MIL-STD FIG. 883 | | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | | |
| 59 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL1} | - | 4(a) | V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 | 4.5 | | v | |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH1} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 0.5 | | |
| 60 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 | 13.5 | - | v | |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH2} | | | (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | - | 1.5 | | |
| 61 | Threshold Voltage N-Channel | V _{THN} | - | 4(i) | Reset Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10) | -0.7 | -3.5 | V | |
| 62 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | ResetInput at GroundAll Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16)(Pin C 20) | 0.7 | 3.5 | V | |



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

| PATTERN | | | | | | PIN | I NU | MBE | RS | | | | | | D.C. | SUPPLY |
|---------|---|---|---|---|---|-----|------|-----|----|----|----|----|----|----|------|-----------------|
| NO. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 8 | 16 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | V _{DD} |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |
| 3 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| 4 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| 5 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | | |
| 6 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | |
| 7 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 8 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | | |
| 9 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | | |
| 11 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | | |
| 12 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | | |
| 13 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | | |
| 14 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | | |
| 15 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| 16 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| 17 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | | |
| 18 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | | |
| 19 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | |
| 20 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | | |
| 21 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | | |
| 22 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | |
| 23 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 24 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 25 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 26 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |
| 27 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| 28 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| 29 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | | |
| 30 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | ↓ | ♥ |

NOTES

Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
 Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

| | | | | | | | | | | | _ | | | | | |
|----------------|-------------|---|---|---|-----|-----|---|---|----|----|----|-------------|------|----|-----------------|-----------------|
| | PIN NUMBERS | | | | | | | | | | | D.C. SUPPLY | | | | |
| PATTERN NO. | | | | | INP | JTS | | | | | (| DUT | PUTS | 3 | | _ |
| 110. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 8 | 16 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | X | Х | Х | Х | V _{SS} | V _{DD} |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | Х | Х | Х | X | | |
| 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | х | Х | Х | Х | | |
| 3 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | Х | Х | Х | Х | | |
| 4 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | х | Х | Х | Х | | |
| 5 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | х | Х | Х | Х | | |
| 6 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | Х | Х | Х | Х | | |
| 7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | Х | Х | Х | | |
| 8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | Х | X | Х | | |
| 9 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | X | Х | Х | Х | | |
| 10 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | X | Х | Х | Х | | |
| 11 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | Х | Х | Х | Х | ↓ | ¥ |

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES


1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE





FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses, 0Vdc to V_{DD} to clock until proper state is obtained.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT





FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to clock until proper state is obtained.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(m) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY (CLOCK TO Q) AND TRANSITION TIME








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY RESET TO Q



VOLTAGE WAVEFORMS



<u>NOTES</u> 1. Pulse Generator - $V_p = 0$ to V_{DD} , t_r and $t_f = 20ns$, f = 500kHz



TABLE 4 - PARAMETER DRIFT VALUES

| NO. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | CHANGE LIMITS (Δ) | UNIT |
|----------------|-----------------------------------|------------------|-----------------------------|-----------------|-------------------------|------|
| 3 to 14 | Quiescent Current | IDD | As per Table 2 | As per Table 2 | ± 150 | nA |
| 43 to 46 | Output Drive Current N-Channel | I _{OL1} | As per Table 2 | As per Table 2 | ± 15 (1) | % |
| 51 to 54 | Output Drive Current P-Channel | Юнт | As per Table 2 | As per Table 2 | ± 15 (1) | % |
| 61 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ±0.3 | V |
| 62 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ±0.3 | V |

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|--|------------------|-----------------|------|
| 1 | Ambient Temperature | T _{amb} | + 125 (+ 0-5) | °C |
| 2 | Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | V _{OUT} | Open | - |
| 3 | Inputs - (Pins D/F 2-4-6-9-11) (Pins C 2-5-7-11-14) | V _{IN} | Ground | Vdc |
| 4 | Inputs - (Pins D/F 1-3-5-7-10) (Pins C 1-4-6-9-12) | V _{IN} | V _{DD} | Vdc |
| 5 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | V _{DD} | 15 | Vdc |
| 6 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | V _{SS} | Ground | Vdc |

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT | | |
|-----|--|------------------|-----------------------|------|--|--|
| 1 | Ambient Temperature | T _{amb} | + 125 (+ 0-5) | °C | | |
| 2 | Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | V _{OUT} | V _{OUT} Open | | | |
| 3 | Inputs - (Pins D/F 2-4-6-9-11) (Pins C 2-5-7-11-14) | V _{IN} | V _{DD} | Vdc | | |
| 4 | Inputs - (Pins D/F 1-3-5-7-10) (Pins C 1-4-6-9-12) | V _{IN} | Ground | Vdc | | |
| 5 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | V _{DD} | 15 | Vdc | | |
| 6 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | V _{SS} | Ground | Vdc | | |

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 3

| NO. | CHARACTERISTICS | SYMBOL | CONDITIONS | UNIT |
|-----|--|-----------------------|--|------|
| 1 | Ambient Temperature | T _{amb} | + 125 (+ 0-5) | °C |
| 2 | Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19) | V _{OUT} | V _{DD/2} | Vdc |
| 3 | Input - (Pin D/F 11) (Pin C 14) | V _{IN} | V _{GEN1} | Vac |
| 4 | Input - (Pin D/F 2) (Pin C 2) | V _{IN} | V _{GEN2} | Vac |
| 5 | Inputs - (Pins D/F 1-4-6-7-9) (Pins C 1-5-7-9-11) | V _{IN} | V _{DD} | Vdc |
| 6 | Inputs - (Pins D/F 3-5-10) (Pins C 4-6-12) | V _{IN} | Ground | Vdc |
| 7 | Pulse Voltage | V _{GEN} | 0 to V _{DD} | Vac |
| 8 | Pulse Frequency Square Wave | f <u>GEN1</u> GEN2 | 50k, 50% Duty Cycle 25k, 50% Duty Cycle | Hz |
| 9 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | V _{DD} | 15 | Vdc |
| 10 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | V _{SS} | Ground | Vdc |

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NOTES

1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES


1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.







NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| | | | | | CHANGE | | | |
|----------------|--|------------------|---------------------------------------|-----------------|----------|-------|------|------|
| NO. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | LIMITS | | | UNIT |
| | | | · · · · · · · · · · · · · · · · · · · | | (Δ) | MIN | MAX | |
| 1 | Functional Test | - | As per Table 2 | As per Table 2 | - | - | - | - |
| 3 to 14 | Quiescent Current | l _{DD} | As per Table 2 | As per Table 2 | ± 150 | - | - | nA |
| 15 to 24 | Input Current Low Level | l _{IL} | As per Table 2 | As per Table 2 | - | - | -50 | nA |
| 25 to 34 | Input Current High Level | liH | As per Table 2 | As per Table 2 | - | - | 50 | nA |
| 35 to 38 | Output Voltage Low Level | V _{OL} | As per Table 2 | As per Table 2 | - | - | 0.05 | V |
| 39 to 42 | Output Voltage High Level | V _{OH} | As per Table 2 | As per Table 2 | - | 14.95 | - | V |
| 43 to 46 | Output Drive Current N-Channel | I _{OL1} | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 47 to 50 | Output Drive Current N-Channel | lol2 | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 51 to 54 | Output Drive Current P-Channel | Юн1 | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 55 to 58 | Output Drive Current P-Channel | I _{OH2} | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 59 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL1} | As per Table 2 | As per Table 2 | - | 4.5 | - | v |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH1} | | | - | - | 0.5 | |
| 61 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ±0.3 | - | - | v |
| 62 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ±0.3 | - | - | V |

NOTES

1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATION |
|----------------|---|
| Para. 4.2.3 | Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| | Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.4 | Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.5 | Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |