

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS FIFO REGISTER WITH 3-STATE OUTPUTS,

BASED ON TYPE 40105B

ESCC Detail Specification No. 9306/033

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 57

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS FIFO REGISTER WITH 3-STATE OUTPUTS,

BASED ON TYPE 40105B

ESA/SCC Detail Specification No. 9306/033

SIEE

space components coordination group

	Approved by		
Date	SCCG Chairman	ESA Director General or his Deputy	
May 2001	San mitter	Hom	
	_	Date SCCG Chairman	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

SCC

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	19
4.2.5	Deviations from Lot Acceptance Tests	19
4.3	Mechanical Requirements	19
4.3.1	Dimension Check	19
4.3.2	Weight	19
4.4	Materials and Finishes	19
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5	Marking	19
4.5.1	General	19
4.5.2	Lead Identification	19
4.5.3	The SCC Component Number	20
4.5.4	Traceability Information	20
4.6	Electrical Measurements	20
4.6.1	Electrical Measurements at Room Temperature	20
4.6.2	Electrical Measurements at High and Low Temperatures	20
4.6.3	Circuits for Electrical Measurements	20
4.7	Burn-in Tests	20
4.7.1	Parameter Drift Values	20
4.7.2 4.7.3	Conditions for HTRB and Burn-in Electrical Circuits for HTRB and Burn-in	20
4.7.3 4.8	Environmental and Endurance Tests	20
4.8 4.8.1	Electrical Measurements on Completion of Environmental Tests	54
4.8.1	Electrical Measurements at Intermediate Points during Endurance Tests	54 54
4.8.3	Electrical Measurements on Completion of Endurance Tests	54 54
4.8.4	Conditions for Operating Life Test	54
4.8.5	Electrical Circuits for Operating Life Tests	54
4.8.6	Conditions for High Temperature Storage Test	54
		04



TABLES

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	21
	Electrical Measurements at Room Temperature, a.c. Parameters	25
3(a)	Electrical Measurements at High Temperature	28
3(b)	Electrical Measurements at Low Temperature	31
4	Parameter Drift Values	49
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	50
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	50
5(c)	Conditions for Burn-in Dynamic	51
6	Electrical Measurements on Completion of Environmental Tests and	55

at Intermediate Points and on Completion of Endurance Testing

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	17
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	52
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	52
5(c)	Electrical Circuit for Burn-in Dynamic	53
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	57



1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS FIFO Register, having fully buffered 3-state outputs, based on Type 40105B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT_TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES


1. Device is functional from + 3V to + 15V with reference to V_{SS}.

- 2. V_{DD} +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN



SEATING PLANE

SYMBOL	MILLIM	NOTES	
STIVIDUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
м	0.33	0.43	
N	4.31	TYPICAL	





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-Pin






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
к	10.90	12.10	
e	1.14	1.50	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces.
- 20-terminal packages : 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



TOP VIEW


TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMEN	<u>T</u>
	-

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20



FIGURE 3(b) - TRUTH TABLE



- X At V_{DD} = 5V Ripple time from position 1 to position 16
- . At V_{DD} = 5V Ripple time from position 16 to position 1
- ← Data valid goes to high level in advance of the Data out by a maximum of 50ns at V_{DD} = 5V, 25ns at V_{DD} = 10V, and 20ns at V_{DD} = 15V for C_L = 50pF and T_{AMB} = 25°C.



ISSUE 3

FIGURE 3(c) CIRCUIT SCHEMATIC








FIGURE 3(d) - FUNCTIONAL DIAGRAM





ISSUE 3

FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage
- P_{DSO} = Single Output Power Dissipation
- CKT = Circuit

f_l = Shift-In or Shift-Out Rate

- I_{OZ} = Output Leakage Current Third State
- t_{PHZ} = Propagation Delay, High Output to High Impedance
- t_{PZH} = Propagation Delay, High Impedance to High Output

t_{PLZ} = Propagation Delay, Low Output to High Impedance

t_{PZL} = Propagation Delay, High Impedance to Low Output

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.
- 4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930603301B</u>	
Detail Specification Number	 	
Type Variant, as applicable	 	

Testing Level (B or C, as appropriate)⁻

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test		*	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μΑ
8 to 15	Input Current Low Level	ΙιL	3009	4(c)		-	-50	nA
16 to 23	Input Current High Level	lιH	3010	4(d)		-	50	nA
24 to 29	Output Voltage Low Level	Vol	3007	4(e)	Input Conditions as per Figure 4(e). $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	-	0.05	V
30 to 35	Output Voltage High Level	Voh	3006	4(f)	$\begin{array}{l} V_{IN} \; (Enable) \; = \; 0 V dc \\ V_{IN} \; (SO) \; = \; 0 V dc \\ V_{IN} \; (SI) \; = \; 15 V dc \\ V_{IN} \; (D) \; = \; 15 V dc \\ V_{IN} \; (D) \; = \; 15 V dc \\ V_{IN} \; (MR) \; = \; Pulse \; Generator \\ V_{OUT} \; = \; Open \\ V_{DD} \; = \; 15 V dc, \; V_{SS} \; = \; 0 V dc \\ (Pins \; D/F \; 2 \; - \; 10 \; - \; 11 \; - \; 12 \; - \; 13 \; - \; 14) \\ (Pins \; C \; 2 \; - \; 12 \; - \; 14 \; - \; 15 \; - \; 16 \; - \; 17) \end{array}$	14.95	7	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS	UNIT	
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
36 to 41	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	0.51	-	mA
42 to 47	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	3.4	-	mA
48 to 53	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$ \begin{array}{l} V_{IN} \; (Enable) \; = \; 0 V dc \\ V_{IN} \; (SO) \; = \; 0 V dc \\ V_{IN} \; (SI) \; = \; 5 V dc \\ V_{IN} \; (D) \; = \; 5 V dc \\ V_{IN} \; (D) \; = \; 5 V dc \\ V_{OUT} \; = \; 4.6 V dc \\ V_{DD} \; = \; 5 V dc, \; V_{SS} \; = \; 0 V dc \\ Note \; 4 \\ (Pins \; D/F \; 2 - 10 - 11 - 12 - 13 - 14) \\ (Pins \; C \; 2 - 12 - 14 - 15 - 16 - 17) \end{array} $	-0.51	-	mA
54 to 59	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$\begin{array}{l} V_{IN} \; (\text{Enable}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{SO}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{SI}) \; = \; 15 \text{Vdc} \\ V_{IN} \; (\text{D}) \; = \; 15 \text{Vdc} \\ V_{IN} \; (\text{D}) \; = \; 15 \text{Vdc} \\ V_{OUT} \; = \; 13.5 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 4} \\ (\text{Pins D/F 2-10-11-12-13-14}) \\ (\text{Pins C 2-12-14-15-16-17}) \end{array}$	-3.4	-	mA
60 to 63	Output Leakage Current Third State (1)	loz1	-	4(i)	$\begin{array}{l} V_{\rm IN} \ ({\rm Enable}) \ = 15 {\rm Vdc} \\ {\rm All \ Other \ Inputs:} \\ V_{\rm IN} \ = \ 15 {\rm Vdc} \\ V_{\rm OUT} \ = \ 15 {\rm Vdc} \\ V_{\rm DD} \ = \ 15 {\rm Vdc} , \\ V_{\rm DD} \ = \ 15 {\rm Vdc} , \\ V_{\rm SS} \ = \ 0 {\rm Vdc} \\ ({\rm Pins \ D/F \ 10-11-12-13}) \\ ({\rm Pins \ C \ 12-14-15-16}) \end{array}$	-	0.4	μА

NOTES: See Page 27.



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
64 to 67	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	$V_{IN} (Enable) = 15Vdc$ All Other Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 10-11-12-13) (Pins C 12-14-15-16)	-	-0.4	μΑ
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(2)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-3-4-5-6-7-9-	4.5	-	v
68	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/P 1-3-4-5-6-7-9- 15) (Pins C 1-4-5-6-7-9-11-19)	-	0.5	v
69	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-3-4-5-6-7-9-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-		(Pins C 1-4-5-6-7-9-11-19)	-	1.5	
70	Threshold Voltage N-Channel	V _{THN}	-	4(j)	MR Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
71	Threshold Voltage P-Channel	V _{THP}	-	4(k)	MR Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT	
NO.	UNANAUTENISTIUS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
72 to 79	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(I)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{ Open, } V_{SS} = 0 \text{Vdc}$ All Other Pins Open (Pins D/F 1-3-4-5-6-7-9-15) (Pins C 1-4-5-6-7-9-11-19)	-	-2.0	V
80 to 87	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(m)	V _{IN} (Under Test) = 6Vdc V _{SS} = Open, R = 30kΩ; (Pins D/F 1-3-4-5-6-7-9-15) (Pins C 1-4-5-6-7-9-11-19)	3.0	-	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
88 to 95	Input Capacitance	C _{IN}	3012	4(n)	V_{IN} (Not under Test) = 0Vdc $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 1-3-4-5-6-7-9-15) (Pins C 1-4-5-6-7-9-11-19)	-	7.5	pF
96	Propagation Delay High to Low (Shift Out to Data Out)	t₽HL1	3003	4(o)	$\begin{array}{ll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (Enable) = \; 0Vdc \\ V_{IN} \; (All \; Other \; Inputs) \\ = \; 5Vdc \\ V_{DD} = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Note \; 7 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 15 \; to \; 14 \qquad 19 \; to \; 17 \end{array}$		320	ns
97	Propagation Delay High to Low (Shift In to Data In)	tphl2	3003	4(0)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN} \; (\text{Enable}) = 0 \text{Vdc} \\ V_{IN} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{Pins \; D/F} \underline{Pins \; C} \\ 3 \; \text{to 2} 4 \; \text{to 2} \end{array}$	-	270	ns
98	Propagation Delay High Impedance to Low Output (Enable to Q _O)	ΦΖL	3003	4(p)	$\begin{array}{ll} V_{\text{IN}} \ (\text{Enable}) \ = \ \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \ (\text{All Other Inputs}) \\ = \ 5 \text{Vdc} \\ V_{\text{DD}} \ = \ 5 \text{Vdc}, \ V_{\text{SS}} \ = \ 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{1 \ \text{to 13}} \frac{\text{Pins C}}{1 \ \text{to 16}} \end{array}$	-	200	ns
99	Propagation Delay Low Output to High Impedance (Enable to Q _O)	^t PLZ	3003	4(p)	$\begin{array}{ll} V_{\text{IN}} \ (\text{Enable}) &= \ \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \ (\text{All Other Inputs}) \\ &= \ 5 \text{Vdc} \\ V_{\text{DD}} &= \ 5 \text{Vdc}, \\ V_{\text{DD}} &= \ 5 \text{Vdc}, \\ V_{\text{DD}} &= \ 5 \text{Vdc}, \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{1 \text{ to 13}} & \frac{\text{Pins C}}{1 \text{ to 16}} \end{array}$	-	200	ns



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
100	Propagation Delay High Impedance to High Output (Enable to Q _O)	tрzн	3003	4(p)	$\begin{array}{ll} V_{IN} \mbox{ (Enable) = Pulse} \\ \mbox{Generator} \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 5Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note \mbox{ 7} \\ \hline \mbox{Pins D/F} & \mbox{Pins C} \\ \hline \mbox{1 to 13} & \mbox{1 to 16} \\ \end{array}$	-	280	ns
101	Propagation Delay High Output to High Impedance (Enable to Q _O)	tрнz	3003	4(p)	$\begin{array}{ll} V_{IN} \mbox{ (Enable) = Pulse} \\ \mbox{ Generator} \\ V_{IN} \mbox{ (All Other Inputs)} \\ = 5Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note \mbox{ 7} \\ \hline \frac{Pins D/F}{1 \mbox{ to } 13} & \frac{Pins C}{1 \mbox{ to } 16} \end{array}$	-	280	ns
102 to 103	Transition Time Low to High	tτιΗ	3004	4(0)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{Enable}) = 0 \text{Vdc} \\ V_{IN} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ (\text{Pins D/F 2-14}) \\ (\text{Pins C 2-17}) \end{array}$	-	150	ns
104 to 105	Transition Time High to Low	t _{THL}	3004	4(o)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN} \; (\text{Enable}) = 0 \text{Vdc} \\ V_{IN} \; (\text{All Other Inputs}) \\ = 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ (\text{Pins D/F 2-14}) \\ (\text{Pins C 2-17}) \end{array}$	-	150	ns
106	Maximum Shift-In or Shift-Out Rate	fı	-	4(0)		1.5	-	MHz

NOTES: See Page 27.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the Shift-In or Shift-Out input: $V_P = 0$ Vdc to V_{DD} Vdc.

Maximum Shift-In or Shift-Out Rate, f_I, requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
8 to 15	Input Current Low Level	ι _L	3009	4(c)		-	-100	nA
16 to 23	Input Current High Level	lιH	3010	4(d)	$ V_{IN} \text{ (Under Test) } = 15 \text{Vdc} \\ All Other Inputs: \\ V_{IN} = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, \text{ V}_{SS} = 0 \text{Vdc} \\ (Pins D/F 1-3-4-5-6-7-9-15) \\ (Pins C 1-4-5-6-7-9-11-19) $	-	100	nA
24 to 29	Output Voltage Low Level	V _{OL}	3007	4(e)	Input Conditions as per Figure 4(e). $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	-	0.05	V
30 to 35	Output Voltage High Level	Voh	3006	4(f)		14.95	-	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36 to 41	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	0.36	-	mA
42 to 47	Output Drive Current N-Channel	lol2	-	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	2.4	-	mA
48 to 53	Output Drive Current P-Channel	lонı	-	4(h)		-0.36	-	mA
54 to 59	Output Drive Current P-Channel	I _{OH2}	-	4(h)		-2.4	-	mA
60 to 63	Output Leakage Current Third State (1)	I _{OZ1}	-	4(i)	$\begin{array}{l} V_{\text{IN}} \; (\text{Enable}) \; = \; 15 \text{Vdc} \\ \text{All Other Inputs:} \\ V_{\text{IN}} \; = \; 15 \text{Vdc} \\ V_{\text{OUT}} \; = \; 15 \text{Vdc} \\ V_{\text{DD}} \; = \; 15 \text{Vdc}, \; V_{\text{SS}} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 10-11-12-13}) \\ (\text{Pins C 12-14-15-16}) \end{array}$	-	12	μΑ

NOTES: See Page 27.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERIS (103	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
64 to 67	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	$V_{IN} \text{ (Enable)} = 15 \text{Vdc}$ All Other Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11-12-13) (Pins C 12-14-15-16)	-	-12	μΑ
68	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	- 4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5 (Pins D/F 1-3-4-5-6-7-9-	4.5	-	- V
00	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	- 4(a)	(Pins C 1-4-5-6-7-9-11-19)	-	0.5	
69	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(0)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-3-4-5-6-7-9-	13.5	-	- V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	- 4(a)	(Fins D/F 1-3-4-5-6-7-9- 15) (Pins C 1-4-5-6-7-9-11-19)	-	1.5	V
70	Threshold Voltage N-Channel	V _{THN}	-	4(j)	MR Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
71	Threshold Voltage P-Channel	V _{THP}	-	4(k)	MR Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 7	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
8 to 15	Input Current Low Level	ι _L	3009	4(c)		-	-50	nA
16 to 23	Input Current High Level	lιH	3010	4(d)		-	50	nA
24 to 29	Output Voltage Low Level	V _{OL}	3007	4(e)	Input Conditions as per Figure 4(e). $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	-	0.05	v
30 to 35	Output Voltage High Level	Voh	3006	4(f)		14.95	-	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS	STNIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36 to 41	Output Drive Current N-Channel	IOL1	-	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	0.64	-	mA
42 to 47	Output Drive Current N-Channel	I _{OL2}	_	4(g)	Input Conditions as per Figure 4(e). $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-10-11-12-13- 14) (Pins C 2-12-14-15-16-17)	4.2	-	mA
48 to 53	Output Drive Current P-Channel	I _{OH1}	-	4(h)		-0.64	-	mA
54 to 59	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$ \begin{array}{l} V_{IN} \; (Enable) \; = \; 0 V dc \\ V_{IN} \; (SO) \; = \; 0 V dc \\ V_{IN} \; (SI) \; = \; 15 V dc \\ V_{IN} \; (D) \; = \; 15 V dc \\ V_{IN} \; (D) \; = \; 15 V dc \\ V_{OUT} \; = \; 13.5 V dc \\ V_{DD} \; = \; 15 V dc, \; V_{SS} \; = \; 0 V dc \\ Note \; 4 \\ (Pins \; D/F \; 2 \cdot 10 \cdot 11 \cdot 12 \cdot 13 \cdot 14) \\ (Pins \; C \; 2 \cdot 12 \cdot 14 \cdot 15 \cdot 16 \cdot 17) \end{array} $	-4.2	-	mA
60 to 63	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	$V_{IN} \text{ (Enable)} = 15 \text{Vdc}$ All Other Inputs: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11-12-13) (Pins C 12-14-15-16)	-	0.4	μА



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT		
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT	
64 to 67	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	$V_{IN} (Enable) = 15Vdc$ All Other Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 10-11-12-13) (Pins C 12-14-15-16)	-	-0.4	μΑ	
68	Input Voltage Low Level (Noise Immunity) (Functional Test)	v Level ise Immunity) nctional Test) $V_{IH} = 3.5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0V$ Note 5 4(a)ut Voltage h Level ise Immunity) V_{IH1} -		V _{IH} = 3.5Vdc V _{DD} = 5Vdc,V _{SS} = 0Vdc Note 5	4.5	-	v		
00	Input Voltage High Level (Noise Immunity) (Functional Test)				`	-	0.5	v	
69	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-3-4-5-6-7-9-	13.5	-	v	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	+(a)	(Fins D/1 1-0-4-3-0-7-3- 15) (Pins C 1-4-5-6-7-9-11-19)	-	1.5	V	
70	Threshold Voltage N-Channel	V _{THN}	-	4(j)	MR Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V	
71	Threshold Voltage P-Channel	V _{THP}	-	4(k)	MR Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V	



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		PIN NUMBERS														SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	1	0	0	1	1	0	1	Х	Х	Х	Х	0	1	0	V _{DD}
2	0	1	1	1	0	1	0	1	Х	Х	, X	Х	0	1		
3	0	1	1	1	0	1	0	0	0	1	0	1	1	1		
4	0	1	0	0	1	0	1	0	0	1	0	1	1	1		
5	0	1	1	0	1	0	1	0	0	1	0	1	1	1		
6	0	1	0	1	0	0	1	0	0	1	0	1	1	1		
7	0	1	1	1	0	0	1	0	0	1	0	1	1	1		
8	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
9	0	1	1	0	1	1	0	0	0	1	0	1	1	1		
10	0	1	0	1	0	1	0	0	0	1	0	1	1	1		
11	0	1	1	1	0	1	0	0	0	1	0	1	1	1		
12	0	1	0	0	1	0	1	0	0	1	0	1	1	1		
13	0	1	1	0	1	0	1	0	0	1	0	1	1	1		
14	0	1	0	1	0	0	1	0	0	1	0	1	1	1		
15	0	1	1	1	0	0	1	0	0	1	0	1	1	1		
16	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
17	0	1	1	0	1	1	0	0	0	1	0	1	1	1		
18	0	1	0	1	0	1	0	0	0	1	0	1	1	1		
19	0	1	1	1	0	1	0	0	0	1	0	1	1	1		
20	0	1	0	0	1	0	1	0	0	1	0	1	1	1		
21	0	1	1	0	1	0	1	0	0	1	0	1	1	1		
22	0	1	0	1	0	0	1	0	0	1	0	1	1	1		
23	0	1	1	1	0	0	1	0	0	1	0	1	1	1		
24	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
25	0	1	1	0	1	1	0	0	0	1	0	1	1	1		
26	0	1	0	1	0	1	0	0	0	1	0	1	1	1		
27	0	1	1	1	0	1	0	0	0	1	0	1	1	1		
28	0	1	0	0	1	0	1	0	0	1	0	1	1	1		
29	0	1	1	0	1	0	1	0	0	1	0	1	1	1		
30	0	1	0	1	0	0	1	0	0	1	0	1	1	1		
31	0	1	1	1	0	0	1	0	0	1	0	1	1	1		
32	0	1	0	1	1	1	1	0	0	1	0	1	1	1		
33	0	0	1	1	1	1	1	0	0	1	0	1	1	1		V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

PATTERN		·				PIN	I NU	MBE	RS						D.C. S	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
34	0	0	0	1	1	1	1	0	0	1	0	1	1	1	0	V _{DD}
35	0	0	1	1	1	1	1	0	0	1	0	1	1	1		
36	0	0	0	1	0	0	1	0	0	1	· 0	1	1	1		
37	0	0	1	1	0	0	1	0	0	1	0	1	1	1		
38	0	0	1	1	0	0	1	0	1	0	1	0	1	0		
39	0	0	0	1	0	0	1	0	1	0	1	0	1	1		
40	0	1	0	1	0	0	1	0	1	0	0	1	1	0		
41	0	1	0	1	0	0	1	0	1	0	0	1	1	1		
42	0	1	0	0	1	1	0	0	0	1	1	0	1	Q		
43	0	1	0	0	1	1	0	0	0	1	1	0	1	1		
44	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
45	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
46	0	1	0	1	0	1	0	0	1	0	1	0	1	0		
47	0	1	0	1	0	1	0	0	1	0	1	0	1	1		
48	0	1	0	1	0	1	0	0	1	0	0	1	1	0		
49	0	1	0	1	0	1	0	0	1	0	0	1	1	1		
50	0	1	0	0	1	1	0	0	0	1	1	0	1	0		
51	0	1	0	0	1	1	0	0	0	1	1	0	1	1		
52	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
53	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
54	0	1	0	1	0	1	0	0	1	0	1	0	1	0		
55	0	1	0	1	0	1	0	0	1	0	1	0	1	1		
56	0	1	0	1	0	1	0	0	1	0	0	1	1	0		
57	0	1	0	1	0	1	0	0	1	0	0	1	1	1		
58	0	1	0	0	1	1	0	0	0	1	1	0	1	0		
59	0	1	0	0	1	1	0	0	0	1	1	0	1	1		
60	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
61	0	1	0	0	1	1	0	0	0	1	0	1	1	1		
62	0	1	0	1	0	1	0	0	1	0	1	0	1	0		
63	0	1	0	1	0	1	0	0	1	0	1	0	1	1		
64	0	1	0	1	0	1	0	0	1	0	0	1	1	0		
65	0	1	0	1	0	1	0	0	1	0	0	1	1	1		
66	0	1	0	1	0	1	0	0	1	1	1	1	1	0	V V	¥

NOTES: See Page 37.



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

PATTERN				<u></u>		PIN		MBE	RS				····		D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
67	1	1	0	0	1	0	1	0	Ζ	Z	Z	Z	1	1	0	V _{DD}
68	1	1	0	0	1	0	1	0	Ζ	Ζ	Ζ	Ζ	1	0		
69	1	1	0	0	1	0	1	0	Ζ	Ζ	'Z	Ζ	1	1		
70	0	1	0	0	1	0	1	0	1	1	1	1	1	1		
71	0	1	0	0	1	0	1	0	1	0	0	1	1	0		
72	0	1	0	0	1	0	1	0	1	0	0	1	1	1		
73	0	1	0	0	1	0	1	0	1	0	0	1	0	0		
74	0	1	0	0	1	0	1	0	1	0	0	1	0	1		
75	0	1	0	0	1	0	1	0	1	0	0	1	0	0		
76	1	1	0	1	0	1	0	0	Ζ	Ζ	Ζ	Ζ	0	1		
77	1	1	0	1	0	1	0	0	Ζ	Ζ	Ζ	Ζ	0	0		
78	0	1	1	1	0	1	0	0	0	1	0	1	1	0		
79	0	1	0	0	1	0	1	0	0	1	0	1	1	0		
80	0	1	1	0	1	0	1	0	0	1	0	1	1	1		
81	0	1	1	0	1	0	1	0	1	0	1	0	1	0		
82	0	1	1	0	1	0	1	0	1	0	1	0	1	1		
83	0	1	0	1	0	1	0	0	1	0	1	0	0	0		
84	0	1	1	1	0	1	0	0	0	1	0	1	1	0		
85	0	1	0	1	0	0	1	0	0	1	0	1	1	0		
86	0	1	1	1	0	0	1	0	0	1	0	1	1	0		
87	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
88	0	1	1	0	1	1	0	0	0	1	0	1	1	0		
89	0	1	0	0	1	0	1	0	0	1	0	1	1	0		
90	0	1	1	0	1	0	1	0	0	1	0	1	1	0		
91	0	1	0	1	0	1	0	0	0	1	0	1	1	0		
92	0	1	1	1	0	1	0	0	0	1	0	1	1	0		
93	0	1	0	1	0	0	1	0	0	1	0	1	1	0		
94	0	1	1	1	0	0	1	0	0	1	0	1	1	0		
95	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
96	0	1	1	0	1	1	0	0	0	1	0	1	1	0		
97	0	1	0	0	1	0	1	0	0	1	0	1	1	0		
98	0	1	1	0	1	0	1	0	0	1	0	1	1	0		
99	0	1	0	1	0	1	0	0	0	1	0	1	1	0	*	¥

NOTES: See Page 37.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

PATTERN						PIN	I NU	MBE	RS						D.C	. SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
100	0	1	1	1	0	1	0	0	0	1	0	1	1	0	0	V _{DD}
101	0	1	0	1	0	0	1	0	0	1	0	1	1	0		
102	0	1	1	1	0	0	1	0	0	1	·0	1	1	0		
103	0	1	0	0	1	1	0	0	0	1	0	1	1	0		
104	0	1	1	0	1	1	0	0	0	1	0	1	1	0		
105	0	1	0	0	1	0	1	0	0	1	0	1	1	0		
106	0	1	1	0	1	0	1	0	0	1	0	1	1	0		
107	0	1	0	1	0	1	0	0	0	1	0	1	1	0		
108	0	1	1	1	0	1	0	0	0	1	0	1	1	0		
109	0	1	0	1	0	0	1	0	0	1	0	1	1	0		
110	0	1	1	1	0	0	1	0	0	1	0	1	1	0		
111	1	1	0	0	1	1	0	0	Ζ	Z	Ζ	Z	1	0		
112	1	1	1	0	1	1	0	0	Ζ	Ζ	Ζ	Ζ	1	0		
113	0	1	0	0	1	0	1	0	0	1	0	1	1	1		
114	1	0	1	0	1	0	1	0	Ζ	Ζ	Ζ	Ζ	1	1		
115	1	1	1	1	0	1	0	1	Ζ	Ζ	Ζ	Ζ	0	0		
116	1	1	1	0	1	0	1	1	Ζ	Ζ	Ζ	Ζ	0	1		
117	1	1	1	0	1	0	1	0	Ζ	Ζ	Ζ	Ζ	1	1		
118	1	1	1	0	1	0	1	0	Ζ	Ζ	Ζ	Z	1	1		
119	0	1	0	0	1	0	1	0	1	0	1	0	0	0		
120	0	1	0	0	0	0	0	0	1	0	1	0	0	0		

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care, Z = High Impedance.
- 2.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE


PATTERN	I _{DD}		PIN NUMBERS										D.C. SUPPLY				
NO.	TEST NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1		0	O/C	1	1	1	1	1	1	O/C	O/C	O/C	O/C	O/C	0	0	V _{DD}
2		0	O/C	1	1	1	1	1	0	O/C	O/C	O/C	O/C	O/C	0		
3		1	O/C	0	0	0	0	0	1	O/C	O/C	O/C	O/C	O/C	1		
4		0	O/C	1	0	0	0	0	0	O/C	O/C	O/C	O/C	O/C	1		
¥ 37	1 16		EN PL ANSI							-			0/C	O/C	1		

- Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, O/C = Open Circuit.
- 2.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT




<u>NOTES</u>

1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. INPUT CONDITIONS FOR VOL AND IOL

 V_{IN} (Enable) = 1.5Vdc for V_{DD} = 5Vdc and 4Vdc for V_{DD} = 15Vdc. V_{IN} (D0, D1, D2, D3 and SO) = 0Vdc


For DOR Output

 $V_{IN}(SI) = 0Vdc$ $V_{IN}(MR) = V_{DD}$

For DIR, Q0, Q1, Q2 and Q3 Output

 $V_{IN}(SI) = 16$ Clock Pulses 0 to V_{DD} . $V_{IN}(MR) = 0Vdc$, whilst applying clock pulses to SI.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE




NOTES

1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




NOTES

1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



- 1. Each output to be tested separately.
- 2. I_{OZ} is measured with the following output conditions for each test.
 - Output under test connected to $V_{\text{DD}}.\;$ Remaining outputs open. Output under test connected to $V_{\text{SS}}.\;$ Remaining outputs open. (i)
 - (ii)



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL




FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CAPACITANCE




- Each input to be tested separately.
 f = 100kHz to 1MHz



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



- 1. Pulse Generator, $V_P = 0$ to V_{DD} , $t_r = t_f \le 20$ ns, f = 500kHz. 2. See next page for timing waveforms.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - TIMING WAVEFORMS







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY, ENABLE TO HIGH IMPEDANCE



<u>NOTES</u> 1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 7	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	nA
36 to 41	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
48 to 53	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
60 to 63	Output Leakage Current Third State (1)	loz1	As per Table 2	As per Table 2	±60	nA
64 to 67	Output Leakage Current Third State (2)	I _{OZ2}	As per Table 2	As per Table 2	±60	nA
70	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
71	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	Ŷ

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs -	(Pins D/F 2-10-11-12-13-14) (Pins C 2-12-14-15-16-17)	V _{OUT}	Open	-
3	Inputs -	(Pins D/F 9-15) (Pins C 11-19)	V _{IN}	Ground	Vdc
4	Inputs -	(Pins D/F 1-3-4-5-6-7) (Pins C 1-4-5-6-7-9)	V _{IN}	V _{DD}	Vdc
5	Positive S (Pin D/F 1 (Pin C 20)		V _{DD}	15	Vdc
6	Negative 3 (Pin D/F 8 (Pin C 10)		V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CH/	ARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Tempe	rature	T _{amb}	+ 125(+ 0-5)	°C
2		ns D/F 2-10-11-12-13-14) ns C 2-12-14-15-16-17)	V _{OUT}	Open	-
3		ns D/F 9-15) ns C 11-19)	V _{IN}	V _{DD}	Vdc
4		ns D/F 1-3-4-5-6-7) ns C 1-4-5-6-7-9)	V _{IN}	Ground	Vdc
5	Positive Supply (Pin D/F 16) (Pin C 20)	Voltage	V _{DD}	15	Vdc
6	Negative Supply (Pin D/F 8) (Pin C 10)	y Voltage	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-10-11-12-13-14) (Pins C 2-12-14-15-16-17)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-9) (Pins C 1-11)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 4-5-6-7) (Pins C 5-6-7-9)	V _{IN}	V _{GEN1}	Vac
5	Inputs - (Pins D/F 3-15) (Pins C 4-19)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	f GEN1 GEN2	50K, 50% Duty Cycle 25K, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

<u>NOTES</u> 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS






FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS







FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC SPECIFICATION</u> NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	STMBUL	TEST METHOD	CONDITIONS	Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 7	Quiescent Current	IDD	As per Table 2	As per Table 2	± 150	-	-	nA
8 to 15	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	-	-	-50	nA
16 to 23	Input Current High Level	lιH	As per Table 2	As per Table 2		-	50	nA
24 to 29	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
30 to 35	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	v
36 to 41	Output Drive Current N-Channel	lol1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
42 to 47	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
48 to 53	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
54 to 59	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
60 to 63	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	-	-	nA
64 to 67	Output Leakage Current Third State (2)	I _{OZ2}	As per Table 2	As per Table 2	±60	-	-	nA

NOTES 1. Percentage of limit value if voltage is the measurement function.



ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	STIVIDOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
68	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	AS PEL TADIE Z		-	-	0.5	
70	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
71	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.