

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4 X 4 MULTIPORT REGISTER

WITH 3-STATE OUTPUTS,

BASED ON TYPE 40108B

ESCC Detail Specification No. 9306/034

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 51

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4 X 4 MULTIPORT REGISTER

WITH 3-STATE OUTPUTS,

BASED ON TYPE 40108B

ESA/SCC Detail Specification No. 9306/034

le (e)

space components coordination group

		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	June 1992	Poroneus	-t, light	
Revision 'A'	August 1994	Tonomens	F. leib	
Revision 'B'	April 2001	Sa mitt	Arom	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item		
		This has a second		
			s Issue 1 and incorporates all modifications defined in and the following DCR's:-	
		Cover Page	and the following DCR s	None
		DCN		None
			: Last sentence rewritten to include ESD Class and	23385
			Minimum Critical Path Failure Voltage	
		Table 1(a)	: Table amended	22398
			: Lead Material and/or Finish amended	23465
		Table 1(b)	: No. 9, package soldering temperatures changed	22314
			: Notes - Note 6 added	22314
		Figure 2(a)	: Table corrected	23247/
				23270
		Figure 2(b)	: "CKT A" deleted from Title : Figure deleted in toto : Title amended to "2(c)"	22398
		Figure 2(C)	: Title amonded to "2(c)"	22398 22398
			: Table corrected	23247
			: In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(b)	: Notes standardised	23535
			: Circuit A heading and Circuit B heading and reference	
			deleted	
		Para. 3	deleted : Definitions for "I _{OZ} , t _{PHZ} , t _{PZH} , t _{PLZ} , t _{PZL} " added : Deviation deleted, "None." added	23535
		Para. 4.2.2	: Deviation deleted, "None." added	22360/
		D 101		21048
		Para. 4.2.4	: Deviation deleted, "None." added : Deviation deleted, "None." added	22919
		Para. 4.2.5 Para. 4.4.2	: Deviation deleted, "None." added	22919 23465
		Para 4.4.2	: Material Type and Finishes amended : Third sentence amended to read "2(c)"	23465
			: Nos. 102 to 109, 110 to 117, Characteristics corrected	23535
			: Where applicable, Conditions format standardised	23535
			: Nos. 54 to 61, Test Method "3007" added	23535
			: Nos. 62 to 69, Test Method "3006" added	23535
		Table 2	: Nos. 164, 165, 170, 171, in Conditions, Pin 1 amended to "5"	23535
			: Nos. 166,167, in Conditions, Pin 2 amended to "22"	23535
			: Nos. 168, 169, in Conditions, Pin 21 to 2 amended to "3 to 5"	23535
			: Nos. 170, 171, in Characteristics, "(Clock to Q1A)" deleted	23535
			: Notes - Note 3 amended	23535
		Figure 4(a)	: In Note 1, Ground amended to "VSS"	23535
			: Note sequence reversed	23535
		Figures 4(d), (e)	: "Outputs Open" added to output connection	23535
		Figures 4(g), (h)	: Titles corrected	23535
		Figures 4(i), (j)	: "Clock Input" added to the Grounded connection and "All Other Inputs" to the remainder	23535
		Figures 4(I), (n)	: Circuit A heading and Circuit B heading and drawing deleted	22398
		Figure 4(n)	: In Circuit A drawing, "50µF" corrected to "50pF"	23535
			: Title corrected	23535
			: Drawing and voltage waveforms amended	23535
		Table 4	: Nos. 70 to 77, 86 to 93, Characteristics corrected	23535



PAGE 2A

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	Aug. '94	Tables 5(a), (b): Titles amended : Sequence corrected : Note completedTable 5(c): Table restructuredFigures 5(a), (b), (c): "R" deleted from resistors and Note deletedFigures 5(a), (b): Titles amendedFigures 5(b), (c): Voltage value deletedFigure 5(c): "F1" and "F2" blocks standardisedParas. 4.8.4 and 4.8.5:Reference to Table and Figure amended to "5(c)"	
		 P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P16. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Material, Finish amended 	None 221049 23539 221049
'B'	Apr. '01	P1. Cover Page : Page count increased by 1 P2A. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended : Note 1 rewritten P104. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand drawing Title amended : "SO" added to comparison Titles P16. Para. 4.3.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.6 : Last sentence deleted, new text added P51. Appendix 'A' : Appendix added	221602 None 221602 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221602 221602



TABLE OF CONTENTS

		Page
1.	GENERAL	5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Network	5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\end{array}$	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification, Environmental and Endurance Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Burn-in Electrical Circuits for H.T.R.B. and Burn-in	15 15 15 15 15 15 16 16 16 16 16 16 16 16 16 16 16 17 17 17 17 17 17
4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Test Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	48 48 48 48 48 48 48 48 48

	ESA/SCC Detail Specification No. 9306/034	Rev. 'B'	PAGE ISSUE	4 2
--	--	----------	---------------	--------

TABLES

<u>P</u>	ag	<u>e</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	43
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	44
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Conditions for Burn-in Dynamic	45
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	49

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	33
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	46
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	46
5(c)	Electrical Circuit for Burn-in Dynamic	47
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	51



2

ISSUE

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4 x 4 Multiport Register , having 3-State buffered outputs, based on Type 40108B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.1.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	v	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mW	Per Package
6	Output Dissipation	P _{DSO}	100	mW	Note 4
7	Operating Temperature Range	Т _{ор}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES


- 1. Device is functional from +3V to +15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN




	MILLIM	NOTES	
SYMBOL	MIN	MAX	NUTE5
A	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.84	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00	TYPICAL	
Q	0.45	0.55	2



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



DIMENSIONS	MILLIM	ETRES	NOTES
DIVIENDICINO	MIN	MAX	NOTES
A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5

NOTES: See Page 10.



Rev. 'B' ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area; a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 24 pin packages : 22 spaces 28 terminal packages : 16 spaces
- 5. Index corner only.
- 6. Three non-index corners.





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



4.31 TYPICAL

NOTES: See Page 10.

N





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

 FLAT PACKAGE, SO AND 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 2

 DUAL-IN-LINE PIN OUTS
 1
 2
 3
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 2

 CHIP CARRIER PIN OUTS
 1
 2
 3
 5
 6
 7
 8
 9
 10
 12
 13
 14
 15
 16
 17
 19
 20
 21
 22
 23
 24
 26
 27
 2

A Gee		PAGE 12
	ESA/SCC Detail Specification No. 9306/034	ISSUE 2

FIGURE 3(b) - TRUTH TABLE

сгоск	WRITE ENABLE		WRITE 0	READ 1A	READ 0A	READ 1B	READ 0B	ENABLE A	ENABLE B	Dn	Qn _A	Qn _B
Ţ	н	S1	S2	S1	S2	S1	S2	н	Н	н	н	Н
1	н	S1	S2	S1	S2	S1	S2	н	н	L	L	Ł
х	x	х	х	х	х	х	х	L	Ļ	x	Z	Z
1	Н	L	L	L	Н	Н	L	Н	Н	Dn to Word 0	Word 1 Out	Word 2 Out
L	L	L	L	L	Н	н	Ł	н	Н	Word 0 not altered	Word 1 Out	Word 2 Out
×	х	×	х	н	L	L	н	н	н	х	Word 2 Out	Word 1 Out
1	x	×	×	x	х	х	x	н	н	X	NC	NC

NOTES


 Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Don't Care, NC = No Change.


- 2. S1 and S2 refer to input states of either HIGH or LOW.
- 3. \int = Positive-going transition, λ = Negative-going transition.



ISSUE 2


FIGURE 3(c) - CIRCUIT SCHEMATIC





ENABLE B

FIGURE 3(e) - INPUT PROTECTION NETWORK





2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage
- P_{DSO} = Single Output Power Dissipation
- CKT = Circuit
- I_{OZ} = Output Leakage Current Third State
- t_{PHZ} = Propagation Delay, High Output to High Impedance
- t_{PZH} = Propagation Delay, High Impedance to High Output
- t_{PLZ} = Propagation Delay, Low Output to High Impedance
- t_{PZL} = Propagation Delay, High Impedance to Low Output

4. <u>REQUIREMENTS</u>

4 1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 Deviations from Final Production Tests (Chart II)

None.

- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification, Environmental and Endurance Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For Chip Carrier Packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>930603401B</u>
Detail Specification Number		
Type Variant, as applicable	•	
Testing Level (B or C, as appropriate)		

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.-5)$ °C and -55(+5.-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7 3 Electrical Circuits for H.T.R.B and Burn-in


Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAU ENISTIUS	STMDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2		-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 25	Quiescent Current	I _{DD}	3005	4(a)	V _{IL} = 0Vdc, V _{IH} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μΑ
26 to 39	Input Current Low Level	ι _L	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 15 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21}) \\ (\text{Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24}) \end{array}$	-	-50	nA
40 to 53	Input Current High Level	Iн	3010	4(c)	$\begin{array}{l} V_{\text{IN}} \; (\text{Under Test}) \; = \; 15 \text{Vdc} \\ V_{\text{IN}} \; (\text{Remaining Inputs}) \\ = \; 0 \text{Vdc} \\ V_{\text{DD}} \; = \; 15 \text{Vdc}, \; V_{\text{SS}} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F } 3 - 8 - 9 - 10 - 11 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21) \\ (\text{Pins C } 3 - 9 - 10 - 12 - 13 - 15 - 16 - 17 - 19 - 20 - 21 - 22 - 23 - 24) \end{array}$	-	50	nA
54 to 61	Output Voltage Low Level	V _{OL}	3007	4(d)	$\begin{array}{l} V_{IN} \;(Enable\;A) = 15 Vdc \\ V_{IN} \;(Enable\;B) = 15 Vdc \\ V_{IN} \;(Write\;Enable) \\ = 15 Vdc \\ V_{IN} \;(Clock) = Pulse \\ Generator \\ V_{IN} \;(Remaining\;Inputs) \\ = 0 Vdc \\ V_{OUT} \;=\;Open \\ V_{DD} = 15 Vdc, \; V_{SS} = 0 Vdc \\ (Pins\;D/F\;1\text{-}2\text{-}4\text{-}5\text{-}6\text{-}7\text{-}22\text{-}23) \\ (Pins\;C\;1\text{-}2\text{-}5\text{-}6\text{-}7\text{-}8\text{-}26\text{-}27) \end{array}$	_	0.05	V





No. 9306/034

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SAMBOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
62 to 69	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IN} \text{ (Enable A) = 15Vdc}$ $V_{IN} \text{ (Enable B) = 15Vdc}$ $V_{IN} \text{ (Write Enable) = 15Vdc}$ $V_{IN} \text{ (D Inputs) = 15Vdc}$ $V_{IN} \text{ (Clock) = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	14.95	-	V
70 to 77	Output Drive Current N-Channel	I _{OL1}	-	4(f)	$V_{IN} (Enable A) = 5Vdc$ $V_{IN} (Enable B) = 5Vdc$ $V_{IN} (Write Enable) = 5Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	0.51	-	mA
78 to 85	Output Drive Current N-Channel	I _{OL2}	-	4(f)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	3.4	-	mA
86 to 93	Output Drive Current P-Channel	I _{OH1}	-	4(g)	$V_{IN} \text{ (Enable A) = 5Vdc}$ $V_{IN} \text{ (Enable B) = 5Vdc}$ $V_{IN} \text{ (Write Enable) = 5Vdc}$ $VIN \text{ (D Inputs) = 5Vdc}$ $V_{IN} \text{ (Clock) = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ $Note 4$ $(Pins D/F 1-2-4-5-6-7-22-23)$ $(Pins C 1-2-5-6-7-8-26-27)$	-0.51	-	mA

NOTES: See Page 24.



No. 9306/034

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTATAO TENIS 1105	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
94 to 101	Output Drive Current P-Channel	I _{OH2}	-	4(g)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (D Inputs) = 15Vdc$ $V_{IN} (Clock) = Pulse$ Generator $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-3.4		mA
102 to 109	Output Leakage Current Third State (1)	l _{OZ1}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc} \\ V_{IN} \text{ (D Inputs)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{OUT} = 15 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-4-5-6-7-22-23)} \\ \text{(Pins C 1-2-5-6-7-8-26-27)} \\ \end{array}$	-	04	μΑ
110 to 117	Output Leakage Current Third State (2)	I _{OZ2}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (D Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-	-0.4	μA
118	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5Vdc$ $V_{IH} = 35Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-4-5-6-7-22-23)	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{iH1}	-	4(<i>a</i>)	(Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-	0.5	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
119	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	_	4(0)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-4-5-6-7-22-	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pins D/F 1-2-4-5-6-7-22- 23) (Pins C 1-2-5-6-7-8-26-27)	-	1.5	v
120	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.7	-3.0	V
121	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.0	V
122 to 135	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	$\begin{split} &I_{IN} \text{ (Under Test)} = -100 \mu A \\ &V_{DD} = \text{ Open, } V_{SS} = 0 \text{ Vdc} \\ &All \text{ Other Pins Open} \\ &(\text{Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21}) \\ &(\text{Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24}) \end{split}$	-	-2.0	V
136 to 149	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(l)	$V_{\text{IN}} \text{ (Under Test)} = 6 \text{Vdc}$ $V_{\text{SS}} = \text{Open}, \text{R} = 30 \text{k} \Omega$ (Pins D/F 3-8-9-10-11-13- 14-15-16-17-18-19-20-21) (Pins C 3-9-10-12-13-15- 16-17-19-20-21-22-23-24)	3.0	-	V



No. 9306/034

PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANU LABINO	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
150 to 163	Input Capacitance	C _{IN}	3012	4(m)	$V_{IN}(Not under Test) = 0Vdc V_{DD} = V_{SS} = 0Vdc Note 6 (Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21) (Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24)$	-	7.5	pF
164	Propagation Delay Low to High (Clock to Q1A)	t₽LH	3003	4(n)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN} \; (\text{Enable A}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Write Enable}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Write Enable}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = 0 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins } D/F}{16 \; \text{to 5}} \; \; \frac{\text{Pins } C}{19 \; \text{to 6}} \end{array}$	-	670	ns
165	Propagation Delay High to Low (Clock to Q1A)	t₽HL	3003	4(n)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN} \; (\text{Enable A}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Write Enable}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Write Enable}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins } D/F}{16 \; \text{to 5}} \; \; \frac{\text{Pins } C}{19 \; \text{to 6}} \end{array}$	-	670	ns
166	Propagation Delay High Impedance to Low Output (Enable B to Q0B)	t₽ZL	3003	4(0)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN} \; (\text{Write 1}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Read 0B}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) = 5 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \; V_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \; \; \underline{\text{Pins C}} \\ \underline{21 \text{ to } 22} \; \; \underline{24 \text{ to } 26} \end{array}$	-	210	ns



No. 9306/034

PAGE 23

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	3 TMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
167	Propagation Delay Low Output to High Impedance (Enable B to Q0B)	t _{PLZ}	3003	4(o)	$\begin{array}{l} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (Write \; 1) = 5 V dc \\ V_{IN} \; (Read \; 0B) = 5 V dc \\ V_{IN} \; (Read \; 0B) = 5 V dc \\ V_{IN} \; (Write \; Enable) = 5 V dc \\ V_{IN} \; (Remaining \; Inputs) \\ = 0 V dc \\ V_{DD} = \; 5 V dc, \; V_{SS} \; = \; 0 V dc \\ Note \; 7 \\ \underline{Pins \; D/F} \underline{Pins \; C} \\ 21 \; to \; 22 24 \; to \; 26 \end{array}$		210	ns
168	Propagation Delay High Impedance to High Output (Enable A to Q1A)	t₽ZH	3003	4(0)	$\begin{array}{l} V_{IN} \; (Under Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (Write 1) \; = \; 5Vdc \\ V_{IN} \; (Read 1A) \; = \; 5Vdc \\ V_{IN} \; (Read 1A) \; = \; 5Vdc \\ V_{IN} \; (D1) \; = \; 5Vdc \\ V_{IN} \; (Write Enable) \; = \; 5Vdc \\ V_{IN} \; (Write Enable) \; = \; 5Vdc \\ V_{IN} \; (Remaining Inputs) \\ \; = \; 0Vdc \\ V_{DD} \; = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Note \; 7 \\ \\ \hline Pins \; D/F \; \underbrace{Pins \; C}{3 \ to \ 5} \; $3 \ to \ 6 \end{array}$		150	ns
169	Propagation Delay High Output to High Impedance (Enable A to Q1A)	tрнz	3003	4(0)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} = \mbox{Pulse} \\ \mbox{Generator} \\ V_{IN} \mbox{ (Write 1)} = 5 \mbox{Vdc} \\ V_{IN} \mbox{ (Read 1A)} = 5 \mbox{Vdc} \\ V_{IN} \mbox{ (Write Enable)} = 5 \mbox{Vdc} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = 0 \mbox{Vdc} \\ V_{DD} = \mbox{ 5Vdc}, \mbox{ V}_{SS} = \mbox{ 0Vdc} \\ N_{OD} = \mbox{ 5Vdc}, \mbox{ V}_{SS} = \mbox{ 0Vdc} \\ N_{Ote \ 7} \\ \hline \mbox{ Pins \ D/F} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	-	150	ns
170	Transition Time Low to High	tτιμ	3004	4(n)	$ V_{IN} \text{ (Under Test)} = \text{Pulse} \\ Generator \\ V_{IN} \text{ (Enable A)} = 5 \text{Vdc} \\ V_{IN} \text{ (Write Enable)} = 5 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \text{ V}_{SS} = 0 \text{Vdc} \\ Note 7 \\ (\text{Pin D/F 5)} \\ (\text{Pin C 6)} $	-	150	ns



ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
171	Transition Time High to Low	t _{THL}	3004	4(n)	$ V_{IN} \text{ (Under Test)} = \text{Pulse} \\ Generator \\ V_{IN} \text{ (Enable A)} = 5 \text{Vdc} \\ V_{IN} \text{ (Write Enable)} = 5 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 5 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \text{ V}_{SS} = 0 \text{Vdc} \\ Note 7 \\ (\text{Pin D/F 5)} \\ (\text{Pin C 6)} $		150	ns
172	Maximum Clock Frequency	f _(CL)	-	4(n)	$ V_{IN} \text{ (Under Test)} = \text{Pulse} \\ Generator \\ V_{IN} \text{ (Enable A)} = 5 \text{Vdc} \\ V_{IN} \text{ (Write Enable)} = 5 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ Notes 7 \text{ and 8} \\ (\text{Pin D/F 16)} \\ (\text{Pin C 19)} $	1.5	-	MHz

NOTES

1. GO-NO-GO Test, each pattern of Test table 4(a).

 $V_{OH} \geq V_{DD} - 0.5V \qquad V_{OL} \leq 0.5V. \label{eq:VOH}$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(a). I_{DD} measurements are to be performed at the points specified in the table.
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots when LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis LTPD7, or less. (See Annexe I of ESA/SCC 9000).
- 8. A pulse having the following conditions shall be applied to the Clock Input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(GL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that in the "Limits" column.




No. 9306/034

PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 25	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	30	μА
26 to 39	Input Current Low Level	LIL_	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 15 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21}) \\ (\text{Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24}) \end{array}$		-100	nA
40 to 53	Input Current High Level	liH	3010	4(c)	$\begin{array}{l} V_{\rm IN} \; (\text{Under Test}) \; = \; 15 \text{Vdc} \\ V_{\rm IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{Vdc} \\ V_{\rm DD} \; = \; 15 \text{Vdc}, \; V_{\rm SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21}) \\ (\text{Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24}) \end{array}$	-	100	nA
54 to 61	Output Voltage Low Level	V _{OL}	3007	4(d)	$\begin{array}{l} V_{IN} \;(Enable\;A) = 15Vdc \\ V_{IN} \;(Enable\;B) = 15Vdc \\ V_{IN} \;(Write\;Enable) \\ = 15Vdc \\ V_{IN} \;(Clock) = Pulse \\ Generator \\ V_{IN} \;(Remaining\;Inputs) \\ = 0Vdc \\ V_{OUT} \;=\;Open \\ V_{DD} = 15Vdc, \; V_{SS} = 0Vdc \\ (Pins\;D/F\;1-2\text{-4-5-6-7-22-23}) \\ (Pins\;C\;1-2\text{-5-6-7-8-26-27}) \end{array}$	-	0.05	V





No. 9306/034

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
62 to 69	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (D Inputs) = 15Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ $(Pins D/F 1-2-4-5-6-7-22-23)$ $(Pins C 1-2-5-6-7-8-26-27)$	14.95		V
70 to 77	Output Drive Current N-Channel	^l OL1	-	4(f)	$V_{IN} (Enable A) = 5Vdc$ $V_{IN} (Enable B) = 5Vdc$ $V_{IN} (Write Enable) = 5Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	0.36		mA
78 to 85	Output Drive Current N-Channel	I _{OL2}	-	4(f)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	2.4	-	mA
86 to 93	Output Drive Current P-Channel	I _{OH1}	-	4(g)	$V_{IN} \text{ (Enable A) = 5Vdc}$ $V_{IN} \text{ (Enable B) = 5Vdc}$ $V_{IN} \text{ (Write Enable) = 5Vdc}$ $VIN \text{ (D Inputs) = 5Vdc}$ $V_{IN} \text{ (Clock) = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ $Note 4$ $(Pins D/F 1-2-4-5-6-7-22-23)$ $(Pins C 1-2-5-6-7-8-26-27)$	-0.36	-	mA

NOTES: See Page 24.



No. 9306/034

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.		C3 3TNIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
94 to 101	Output Drive Current P-Channel	I _{OH2}		4(g)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (D Inputs) = 15Vdc$ $V_{IN} (Clock) = Pulse$ Generator $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-2.4	_	mA
102 to 109	Output Leakage Current Third State (1)	l _{OZ1}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc} \\ V_{IN} \text{ (D Inputs)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{OUT} = 15 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-4-5-6-7-22-23)} \\ \text{(Pins C 1-2-5-6-7-8-26-27)} \\ \end{array}$	-	12	μA
110 to 117	Output Leakage Current Third State (2)	I _{OZ2}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (D Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 1-2-4-5-6-7-22-23)}$ $\text{(Pins C 1-2-5-6-7-8-26-27)}$	-	-12	μА
118	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-		$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5	4.5	-	V
118	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-	0.5	



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.		31MBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
119	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$\begin{array}{ll} V_{IL} &= 4Vdc \\ V_{IH} &= 11Vdc \\ V_{DD} &= 15Vdc, V_{SS} = 0Vdc \\ Note 5 \\ (Pins D/F 1-2-4-5-6-7-22-23) \\ (Pins C 1-2-5-6-7-8-26-27) \end{array}$	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-			-	1.5	
120	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.3	-3.5	V
121	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.3	3.5	V



No. 9306/034

PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.		OTMOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 25	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μΑ
26 to 39	Input Current Low Level	Ιι∟	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21)}$ $\text{(Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24)}$	-	-50	nA
40 to 53	Input Current High Level	ιн	3010	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 15 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 3-8-9-10-11-13-14-15-16-17-18-19-20-21}) \\ (\text{Pins C 3-9-10-12-13-15-16-17-19-20-21-22-23-24}) \end{array}$	-	50	nA
54 to 61	Output Voltage Low Level	V _{OL}	3007	4(d)	$\begin{array}{l} V_{IN} \mbox{ (Enable A) = 15Vdc} \\ V_{IN} \mbox{ (Enable B) = 15Vdc} \\ V_{IN} \mbox{ (Write Enable)} \\ = 15Vdc \\ V_{IN} \mbox{ (Clock) = Pulse} \\ \mbox{ Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = 0Vdc \\ V_{OUT} \mbox{ = Open} \\ V_{DD} \mbox{ = 15Vdc}, \mbox{ V}_{SS} \mbox{ = 0Vdc} \\ \mbox{ (Pins D/F 1-2-4-5-6-7-22-23)} \\ \mbox{ (Pins C 1-2-5-6-7-8-26-27)} \end{array}$	-	0.05	V



No. 9306/034

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.		STNIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP $C = CCP$		МАХ	
62 to 69	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (D Inputs) = 15Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	14.95		V
70 to 77	Output Drive Current N-Channel	I _{OL1}	-	4(f)	$V_{IN} (Enable A) = 5Vdc$ $V_{IN} (Enable B) = 5Vdc$ $V_{IN} (Write Enable) = 5Vdc$ $V_{IN} (Clock) = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	0.64	-	mA
78 to 85	Output Drive Current N-Channel	I _{OL2}	-	4(f)	$V_{IN} \text{ (Enable A)} = 15 \text{Vdc}$ $V_{IN} \text{ (Enable B)} = 15 \text{Vdc}$ $V_{IN} \text{ (Write Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (Clock)} = \text{Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	4.2	-	mA
86 to 93	Output Drive Current P-Channel	I _{OH1}	-	4(g)	$V_{IN} \text{ (Enable A) = 5Vdc}$ $V_{IN} \text{ (Enable B) = 5Vdc}$ $V_{IN} \text{ (Write Enable) = 5Vdc}$ $VIN \text{ (D Inputs) = 5Vdc}$ $V_{IN} \text{ (Clock) = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	-0.64	-	mA

NOTES: See Page 24.




No. 9306/034

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.		STIVIDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
94 to 101	Output Drive Current P-Channel	I _{OH2}		4(g)	$V_{IN} (Enable A) = 15Vdc$ $V_{IN} (Enable B) = 15Vdc$ $V_{IN} (Write Enable) = 15Vdc$ $V_{IN} (D Inputs) = 15Vdc$ $V_{IN} (Clock) = Pulse$ Generator $V_{IN} (Remaining Inputs)$ $= 0Vdc$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ $(Pins D/F 1-2-4-5-6-7-22-23)$ $(Pins C 1-2-5-6-7-8-26-27)$	-4.2		mA
102 to 109	Output Leakage Current Third State (1)	l _{OZ1}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (D Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 1-2-4-5-6-7-22-23)}$ $\text{(Pins C 1-2-5-6-7-8-26-27)}$	-	0.4	μA
110 to 117	Output Leakage Current Third State (2)	I _{OZ2}	-	4(h)	$V_{IN} \text{ (Write Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (D Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $\text{(Pins D/F 1-2-4-5-6-7-22-23)}$ $\text{(Pins C 1-2-5-6-7-8-26-27)}$	-	-0.4	μA
118	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	- 4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	4.5	-	V
118	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-			-	0.5	





PAGE 32

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	S SYMBOL	TEST METHOD	METHOD TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NU.	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
119	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(2)	$V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (A) (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27) (Pins C 1-2-5-6-7-8-26-7-7-8-26-7-7-8-26-7-7-7-7-7-7-7-7-7-7-7-7-7-7-7-7-7-7-$	13.5	-	· v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)		-	1.5	
120	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Clock Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.7	-3.5	V
121	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Clock Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.5	V

NOTES: See Page 24.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN										PIN	NU	MB	ERS	3											SUPPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	Test No.	12	24
1	Х	Х	1	Х	Х	Х	Х	0	0	0	0	0	0	1	0	0	0	0	0	1	Х	Х		0	V _{DD}
2	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0,	0	0	1	0	0	1		1
3	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0			
4	0	0	1	0	0	0	0	1	0	0	0	0	0	1	1	0	0	0	0	1	0	0			
5	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	2		
6 7	0 0	0 0	1	0	0 0	0 0	0 0	0	1	0 0	0 0	0 0	0 0	1	1 0	0 0	0 0	0 0	0 0	1	0 0	0 0			
8	0	0	1	0 0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	0	0			
9	0	0	1	0	0	0	õ	0	0	0	0	0	0	1	0	0	0	õ	0	1	0	0			
10	0	0	1	0	Ō	0	0	1	0	1	1	0	0	0	0	1	1	1	1	1	0	ō			
11	0	0	1	0	0	0	0	1	0	1	0	1	0	0	1	1	1	1	1	1	0	0	3		
12	0	0	1	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	1	1	0	0	4		
13	0	0	1	0	0	0	0	1	1	0	0	1	1	0	1	0	0	0	1	1	0	0			
14	0	0	1	0	0	0	0	1	1	0	0	1	1	0	0	0	0	0	1	1	0	0			
15	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	0	_		
16	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	1	0	5		
17	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	1	1	0	0			
18	0	0	1	0	0	0	0	0	0	1	0	0	1	1	0	0	0	1	1	1	0	0			
19 20	0	0 0	1	0 1	0 1	0 0	0 0	0 0	0 0	1 0	1	0	0	1	0 1	0 0	0 0	1	1	1	0 0	0 0			
20	0	0	1	، 0	0	0	0	0	0	1	0	1	0	1	0	0	0	1	1	1	0	0			
22	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	1	1	0	0			
23	Ō	0	1	0	0	Õ	0	0	0	0	0	1	1	1	0	0	1	1	1	1	1	1	6		
24	0	0	1	0	0	0	0	0	0	1	0	1	0	1	1	0	1	1	1	1	0	0			
25	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	1	1	0	0	7		
26	0	1	1	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	1	1	ļ		
27	0	0	1	1	1	1	0	0	0	0	1	0	0	1	0	1	1	1	1	1	0	0			
28	0	0	1	0	0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	0	0	8		
29	1	1	1	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	1	1			
30	0	0	1	1	1	1	1	0	0	0	1	0	0	1	0	0	0	0	1	1	0	0	9		
31	0	0	1	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	1	1	0	0	10		
32 33	1	1	1	1	1	1	1	1	0	0 0	0 1	0	0	1	1 0	0 0	0 0	0 0	1 1	1	1	1 0	10		
33	0 0	0 0	1 1	1 0	0 0	0 0	0 0	1 1	0 0	1	0	1 0	0 1	י 1	0	0	0	1	1	1	0	0			
35	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	0	0	1	1	1	0	0	I	1	
36	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	Ő	1	1	1	1	1			
37	o	0	1	1	1	0	0	1	0	0	1	1	0	1	0	0	0	1	1	1	1	1	11		
38	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	1	1	1	1	0	0	l		
39	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	0	1	1	1	1	0	0	1		
40	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1	1			
41	0	1	1	1	1	1	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1			
42	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	1	1	1	1	1	0	0	12		Ţ
43	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	1	1	1	1	1	0	0	1		T



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN							<u> </u>			PIN	NU	MB	ERS	3										D.C.	SUF	PLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	Test No.	12	2	24
44	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1	1		0		V _{DD}
45	1	1	1	1	1	1	1	1	0	0	1	1	0	1	0	1	1	1	1	1	1	1				
46	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	0	0	1	1	0	0				
47	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0	0	13			
48	1	1	1	1	1	1	1	0	1	0	0	0	0	1	1	0	0	0	1	1	1	1	14			
49 50	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	0	0	0	1	1	1	1				
50 51	0	0 0	1	1 0	0 0	0 0	0 0	0 0	1	1	0	0	1	1	0 0	0 0	0 0	1	1	1	0	0 0				
52	1	1	1	1	1	1	1	0	1	0	0	0	, 0	1	1	0	0	1	1	1	1	1				
53	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	0	õ	1	1	1	1	1	15			
54	o	0	1	1	1	, 0	0	0	1	1	, O	0	1	1	Ő	0	1	1	1	1	1	1				
55	0	0	1	0	0	0	Õ	0	1	1	1	1	1	1	0	0	1	1	1	1	0	0				
56	1	1	1	1	1	1	1	0	1	0	0	0	0	1	1	0	1	1	1	1	1	1				
57	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	0	1	1	1	1	1	1				
58	0	1	1	1	1	1	0	0	1	1	0	0	1	1	0	1	1	1	1	1	1	1	16			
59	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0	1	1	1	1	1	0	0				
60	1	1	1	1	1	1	1	0	1	0	0	0	0	1	1	1	1	1	1	1	1	1				
61	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	1	1	1	1	1	1	1				
62	1	1	1	1	1	1	1	0	1	1	0	0	1	1	0	0	0	0	1	1	1	1				
63	0	0	1	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	17			
64	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	0	1	1	1	1				
65	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	0	0	1	1	1	1				
66	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	1	1	1	1	1				
67	0	0	1	1	0	0	0	1	1	1	1	1	1	1	0	0	0	1	1	1	1	0	18			
68	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	1	1	1	1	1				
69	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	0	1	1	1	1	1				
70	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	1	1	1	1	1	1	19			
71	0	0	1	1	1	0	0	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1				
72 73		1	1	1	1	 	1	1	1	0	1	0	0	1	0	0	1	1	1	1	1	1	20			
73	1	1	1	1	1	1	1 0	1	1	0	1 0	1 0	0	1	0 0	0	1	1	1	1	1	1	20			
74	0	1	י 1	1	1	י 1	0	1	1	1	1	1	1	1	0	ו 1	1	1	1	1	1 1	1]			
76	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1	י 1	1	1	1	1	21			
77		1	1	1	1	1	1	1	1	0	1	1	0	1	0	1	1	1	1	1	1	1				
78	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	1	1	1	1	1	1				
79	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Ő	0	1	1	1	1	1	1	l			
80	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	1	1	1	1	1	1				
81	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	1	1	1	1	1	1				
82	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	1	1	1	1	1				
83	0	1	1	1	1	1	0	1	1	1	1	1	1	1	0	0	0	1	1	1	1	1				
84	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	1	1	1	1	1				
85	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	0	1	1	1	1	1				
86	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	1	1	1	1		↓		•



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN										PIN	NU	MB	ERS	3										D.C	. SUPPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	Test No.	12	24
87	0	0	1	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1		Ó	V _{DD}
88	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	0	1	1	1	1			
89	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	0	0	1	1	1	1			
90	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	0	1	1	1			
91	0	0	1	1	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0			
92	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	0	0	1	1	1			
93	1	1	1	1	1	1	1	1	1	0	1	1	0	1	0	0	0	0	0	1	1	1			
94	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0	1	1	1	0	1	1	1			
95	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0	1	1	1	0	1	0	0			
96	1	1	1	1	1	1	1	0	1	0	0	0	0	1	1	1	1	1	0	1	1	1			
97	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	1	1	1	0	1	1	1			
98	1	1	1	0	1	1	1	0	1	1	0	0	1	1	0	1	1	0	0	1	0	1			
99	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0	1	1	0	0	1	0	0			
100	1	1	1	1	1	1	1	0	1	0	0	0	0	1	1	1	1	0	0	1	1	1			
101	1	1	1	1	1	1	1	0	1	0	1	1	0	1	0	1	1	0	0	1	1	1			
102	1	1	1	0	0	1	1	0	1	1	0	0	1	1	0	1	0	0	0	1	0	0			
103 104	0	0	1	0	0 1	0 1	0 1	0	1	1	1	1	1	1	0	1	0	0	0	1	0	0			
104	1	1 1	1 1	1 1	1	1	1	0 0	1	0 0	0	0	0 0	1	0	1 1	0 0	0 0	0 0	1 1	1	1			
105	0	0	1	0	0	0	1	0	1	1	0	0	1	1	0	0	0	0	0	1	0	0			
100	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	1	0	0			
107	1	1	1	1	1	1	1	0	1	, 0	0	0	0 0	1	1	0	0	0	0	1	1	1			
109	o	1	1	1	1	1	1	0	1	0	1	1	0	1	0	0	0	õ	0	1	1	1			
110	0	0	1	0	0	0	0	0	1	1	0	0	1	1	0	0	1	1	1	1	0	0			
111	Ő	Õ	1	0	0	0	Ō	1	0	1	1	1	1	1	0	0	1	1	1	1	0	0			
112	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1	1			
113	0	1	1	1	1	1	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1			
114	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	0	1	1	1	0	0			
115	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	0	0	1	1	1	0	0		1	
116	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	0	1	1	1	1	1			
117	0	0	1	1	1	0	0	1	0	0	1	1	0	1	0	0	0	1	1	1	1	1			
118	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	0	0	1	1	0	0			
119	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	0	0	0	1	1	0	0			
120	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	0	0	1	1	1	1	ł		
121	0	0	1	1	0	0	0	1	0	0	1	1	0	1	0	0	0	0	1	1	1	0	l		
122	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	0	0	0	1	0	0	[
123	0	0	1	0	0	0	0	1	0	1	1	1	1	1	0	0	0	0	0	1	0	0			
124	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	0	0	0	1	1	1			1
125	0	0	1	0	0	0	0	1	0	0	1	1	0	1	0	0	0	0	0	1	0	0			
126	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	1	1	1	0	1	0	0		 	
127	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	1	1	1	0	1	0	0			
128	1	1	1	0	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	l		, I
129	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	1	1	1	0	1	0	0	L	l V	•



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN										PIN	NU	MB	ERS	3									I _{DD} Test	D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	No.	12	24
130	0	0	1	0	0	0	0	0	0	1	0	0	1	1	0	1	1	0	0	1	0	0		0	V _{DD}
131	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	1	1	0	0	1	0	0			
132	1	1	1	0	0	1	1	0	0	0	0	0	0	1	1	1	1	0	0	1	0	0			
133	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	1	1	0	0	1	0	0			
134	0	0	1	0	0	0	0	0	0	1	0	0	1	1	0	1	0	0	0	1	0	0			
135	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0	1	0	0			
136	1	0	1	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0	0			
137	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	0	0	1	0	0			
138	0	0	1	0	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0	1	0	0			
139	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	1	0	0			
140	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0			
141	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	1	0	0			
142	0	0	1	0	0	0	0	0	0	1	0	0	1	1	0	1	1	1	1	1	0	0			
143	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	0	0			
144	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0			
145	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0			
146	1	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1			
147	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1			Į
148	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0			
149	Z	Z	0	Ζ	Ζ	Z	Ζ	0	0	0	0	0	0	1	0	1	1	1	1	0	Z	Z	22		
150	z	z	0	Z	Ζ	Z	Ζ	0	0	0	0	0	0	1	1	1	1	1	1	0	z	Z	23		
151	1	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1		V	↓

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: 1 = $V_{IH} = V_{DD}$, 0 = $V_{IL} = V_{SS}$, X = Don't Care, Z = High Impedance.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - LOW LEVEL INPUT CURRENT


FIGURE 4(c) - HIGH LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

NOTES 1. Each input to be tested separately.



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock until proper state is obtained.


NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock until proper state is obtained.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f) - LOW LEVEL OUTPUT CURRENT



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock until proper state is obtained.




FIGURE 4(g) - HIGH LEVEL OUTPUT CURRENT


NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock until proper state is obtained.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - OUTPUT LEAKAGE CURRENT THIRD STATE




NOTES

1. Each output to be tested separately.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME




NOTES

1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \leq$ 15ns, f = 500KHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(0) - PROPAGATION DELAY, ENABLE TO OUTPUT





1. Pulse Generator - V_P = 0 to V_{DD} , t_f and $t_f \leq$ 15ns, f = 500kHz.



ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 25	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
70 to 77	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
86 to 93	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
102 to 109	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
110 to 117	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
120	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
121	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

<u>NOTES</u>

1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Outputs -	(Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	V _{OUT}	Open	-
3	Inputs -	(Pins D/F 13-14-15-16-17-18-19- 20) (Pins C 15-16-17-19-20-21-22- 23)	V _{IN}	· V _{DD}	Vdc
4	Inputs -	(Pins D/F 3-8-9-10-11-21) (Pins C 3-9-10-12-13-24)	V _{IN}	Ground	Vdc
5	Positive St (Pin D/F 24 (Pin C 28)	•	V _{DD}	15	Vdc
6	Negative S (Pin D/F 12 (Pin C 14)		V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	Tamb	+ 125 (+ 0 -5)	°C
2	Outputs -	(Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-7-8-26-27)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 13-14-15-16-17-18-19 20) (Pins C 15-16-17-19-20-21-22- 23) Inputs - (Pins D/F 3-8-9-10-11-21)		V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 3-8-9-10-11-21) (Pins C 3-9-10-12-13-24)		V _{IN}	V _{DD}	Vdc
5	Positive So (Pin D/F 2- (Pin C 28)		V _{DD}	15	Vdc
6	Negative S (Pin D/F 12 (Pin C 14)		V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Outputs - (Pins D/F 1-2-4-5-6-7-22-23) (Pins C 1-2-5-6-8-26-27)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 3-15-21) (Pins C 3-17-24)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 8-10-14-16-19-20) (Pins C 9-12-16-19-22-23)	V _{IN}	V _{GEN1}	Vac
5	Inputs - (Pins D/F 9-11-13-17-18) (Pins C 10-13-15-20-21)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	f <u>GEN1</u> GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



ISSUE 2

4.8 ENVIRONMENTAL AND ENDURANCE TESTS

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	CHARACTERISTICS	SVMPOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
NO	CHARACTERISTICS	STMBOL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN	МАХ	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 25	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
26 to 39	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	-	-	-50	nA
40 to 53	Input Current High Level	I _{IH}	As per Table 2	As per Table 2	- -	-	50	nA
54 to 61	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	1	0.05	V
62 to 69	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
70 to 77	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
78 to 85	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
86 to 93	Output Drive Current P-Channel	Юнт	As per Table 2	As per Table 2	± 15 (1)	-	-	%
94 to 101	Output DriveCurrent P-Channel	Юн2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
102 to 109	Output Leakage Current Third State (1)	I _{OZ1}	As per Table 2	As per Table 2	±60	-	-	nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



ISSUE 2

PAGE 50

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
			TEST METHOD		(Δ)	MIN	ΜΑΧ	
111 to 117	Output Leakage Current Third State (2)	I _{OZ2}	As per Table 2	As per Table 2	± 60	-	-	nA
118	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As see Table 2	As see Table 0	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	4	-	0.5	V
120	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
121	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V



ISSUE 2

PAGE 51

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.