

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS STROBED HEX INVERTER/BUFFER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4502B ESCC Detail Specification No. 9401/006

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 50

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS STROBED HEX INVERTER/BUFFER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4502B

ESA/SCC Detail Specification No. 9401/006



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 4	June 2001	71.700	Agen



PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE			
	Rev. Pate	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes 3 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 3 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 I New sentence added Table 1(b) No. 8, Maximum temperature amended Figure 2(a) Dimension 'C' min corrected to "1.49" Figure 2(e) Dimension 'E' corrected Para. 4.8.6 Last sentence deleted, new text added Appendix 'A' Appendix added	None None 221602 23933 23933 221602 221602



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	47
4.8.1	Electrical Measurements on Completion of Environmental Tests	47
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	47
4.8.3	Electrical Measurements on Completion of Endurance Tests	47
4.8.4	Conditions for Operating Life Test	⁻ 47
4.8.5	Electrical Circuits for Operating Life Tests	47
4.8.6	Conditions for High Temperature Storage Test	47



PAGE 4

ISSUE 4

		<u>Page</u>
TABLES	<u> </u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	42
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Conditions for Burn-in Dynamic	44
6	Electrical Measurements on Completion of Environmental Tests and	48
	at Intermediate Points and on Completion of EnduranceTesting	
FIGURE	<u>s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Burn-in Dynamic	46
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	50



PAGE

ISSUE 4

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Strobed Hex Inverter/Buffer having fully buffered 3-State Outputs, based on Type 4502B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).

PAGE 6

ISSUE 4

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
80	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	- G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	•
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
ם	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
e	2.41	2.67	4
e ₁	17.65	17.90	
θ2	7.62	8.12	
F	7.11	7.62	
	-	3.70	
K	10.90	12.10	
ℓ	1.27	TYPICAL	




PAGE

ISSUE 4

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	ETRES	NOTES
DIVILIADIONS	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3
D' D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



CVMDOL	YMBOL MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	8




PAGE

ISSUE 4

11

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	T NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

CHIP CARRIER PIN OUTS 2 7 1 4 5 6 9 10 11 12 14 15 16 17 19 20

FIGURE 3(b) - TRUTH TABLE (EACH INVERTER)

DISABLE	INHIBIT	DN	QN
L	L	L	Н
L	L	Н	L
L	Н	Х	L
Н	X	Х	Z


NOTES

^{1.} Logic Level Definitions: L=Low Level, H=High Level, Z=High Impedance, X=Don't Care.

PAGE 14

ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH INVERTER)





PAGE 15

ISSUE 4

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

I_{OZ} = Output Leakage Current Third State

t_{PHZ} = Propagation Delay, High Output to High Impedance t_{PZH} = Propagation Delay, High Impedance to High Output t_{PLZ} = Propagation Delay, Low Output to High Impedance t_{PZL} = Propagation Delay, High Impedance to Low Output

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 4

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 4

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	940100601E
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $\pm 22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B. and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	OLIADA OTEDIOTIOS	CYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINHT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	_	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	7
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	<u>-</u>	-
3 to 10	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	1	500	nA
11 to 18	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12-13-15) (Pins C 1-4-5-7-12-15-16-19)	-	-50	nA
19 to 26	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12- 13-15) (Pins C 1-4-5-7-12-15-16- 19)	-	50	nA
27 to 38	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} = 15Vdc, V_{IN} (Inhibit) = 15Vdc (V_{IN} = 15Vdc, V_{IN} (Inhibit) = 0Vdc) V_{IN} (Disable) = 0Vdc V_{OUT} = Open All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	0.05	V

PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		0.450	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
39 to 44	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	14.95	~	V
45 to 56	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: $V_{IN} = 0Vdc,$ $V_{IN} = 0Vdc,$ $V_{IN} \text{ (Inhibit)} = 5Vdc$ $(V_{IN} = 5Vdc,$ $V_{IN} \text{ (Inhibit)} = 0Vdc)$ $V_{IN} \text{ (Disable)} = 0Vdc$ $V_{OUT} = 0.4Vdc$ $All \text{ Other Gates:}$ $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ $Note 4$ $(Pins D/F 2-5-7-9-11-14)$ $(Pins C 2-6-9-11-14-17)$	3.06	•	mA
57 to 68	Output Drive Current N-Channel	I _{OL2}	<u>-</u>	4(g)	Gate Under Test: $V_{IN} = 0 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $(V_{IN} \text{ (Inhibit)} = 15 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 0 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $Note \ 4$ $(Pins \ D/F \ 2-5-7-9-11-14)$ $(Pins \ C \ 2-6-9-11-14-17)$	20.4	-	mA
69 to 74	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: V_{IN} (All Inputs) = 0Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-0.51	-	mA

PAGE 21

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
75 to 80	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-3.4	1	mA
81 to 86	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 15Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	0.4	µА
87 to 92	Output Leakage Current Third State (2)	l _{OZ2}	_	4(i)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 0Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	-0.4	μΑ
93 to 98	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 1.5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	4.5	-	V
99 to 104	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 4Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	13.5	-	V

PAGE 22

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OUADA OTEDIOTION	0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
105 to 116	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(k)	Gate Under Test: $V_{IN} = 3.5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 3.5 \text{Vdc},$ $(V_{IN} = 3.5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 1.5 \text{Vdc},$ $V_{IN} \text{ (Disable)} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F } 2\text{-}5\text{-}7\text{-}9\text{-}11\text{-}14\text{-}17\text{)}$ $(\text{Pins C } 2\text{-}6\text{-}9\text{-}11\text{-}14\text{-}17\text{)}$	ı	0.5	V
117 to 128	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(k)	Gate Under Test: $V_{IN} = 11 \text{Vdc},$ $V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 11 \text{Vdc}$ $(V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 4 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 4 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 2-5-7-9-11-14})$ $(\text{Pins C 2-6-9-11-14-17})$	-	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	-	4(1)	D3 Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
130	Threshold Voltage P-Channel	V _{THP}	-	4(m)	D3 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
131 to 138	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(n)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-3-4-6-10-12- 13-15) (Pins C 1-4-5-7-12-15-16- 19)		-2.0	V



PAGE 23

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

10	CHADACTERISTICS	CONDACTEDICTICS I COMBAIL		TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
139 to 146	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(0)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 1-3-4-6-10-12-13-15) (Pins C 1-4-5-7-12-15-16-19)	3.0	,	٧



PAGE 24

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
147 to 154	Input Capacitance	C _{IN}	3012	4(p)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 1-3-4-6-10-12- 13-15) (Pins C 1-4-5-7-12-15-16- 19)	-	7.5	pF
155	Propagation Delay Low to High	₹РЬН	3003	4(q)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 Pins D/F Pins C 15 to 14 19 to 17	-	330	ns
156	Propagation Delay High to Low	₹РН∟	3003	4(q)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 15 to 14 Pulse	-	220	ns
157	Disable Delay Time (High Output to High Impedance)	[†] РНZ	3003	4(r)	V _{IN} (Disable) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F 4 to 5 Pins C For Service Service Pulse Pu	-	120	ns
158	Disable Delay Time (High Impedance to High Output)	^t PZH	3003	4(r)	V _{IN} (Disable) = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 4 to 5 5 to 6	-	220	ns



PAGE 25

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
159	Disable Delay Time (Low Output to High Impedance)	[†] PLZ	3003	4(r)	V _{IN} (Disable) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 <u>Pins D/F</u> <u>Pins C</u> 4 to 5 5 to 6	•	250	ns
160	Disable Delay Time (High Impedance to Low Output)	^t PZL	3003	4(r)	V _{IN} (Disable) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 Pins D/F Pins C 4 to 5 5 to 6	•	250	ns
161	Transition Time Low to High	tтLH	3004	4(q)	Gate Under Test: V _{IN} = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 14) (Pin C 17)	-	150	ns
162	Transition Time High to Low	t _{THL}	3004	4(q)	Gate Under Test: V _{IN} = Pulse Generator V _{IN} (All Other Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 14) (Pin C 17)	-	100	ns

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 26

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	, , , ,	C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	••	-
2	Functional Test	.	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 10	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
11 to 18	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12-13-15) (Pins C 1-4-5-7-12-15-16-19)	-	-100	nA
19 to 26	Input Current High Level	Ін	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12-13-15) (Pins C 1-4-5-7-12-15-16-19)	•	100	nA
27 to 38	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} = 15 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $(V_{IN} \text{ (Inhibit)} = 15 \text{Vdc})$ $(V_{IN} \text{ (Inhibit)} = 0 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F } 2\text{-}5\text{-}7\text{-}9\text{-}11\text{-}14\text{)}$ $(\text{Pins C } 2\text{-}6\text{-}9\text{-}11\text{-}14\text{-}17\text{)}$	-	0.05	V



PAGE 27

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEOT		TEST CONDITIONS	, 15.4	ITO	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM		UNIT
			883		C = CCP)	MIN	MAX	
39 to 44	Output Voltage High Level	V _{ОН}	3006	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	14.95	-	V
45 to 56	Output Drive Current N-Channel	l _{OL1}	•	4(g)	Gate Under Test: $V_{IN} = 0 \text{Vdc},$ $V_{IN} = 0 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 5 \text{Vdc}$ $(V_{IN} = 5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 0 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $All \text{ Other Gates:}$ $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $Note \ 4$ $(Pins \ D/F \ 2-5-7-9-11-14)$ $(Pins \ C \ 2-6-9-11-14-17)$	2.14	•	mA
57 to 68	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 0 \text{Vdc},$ $V_{IN} = 0 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $(V_{IN} = 15 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 0 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{ODD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{ODD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{ODS} = 15 \text{Vdc}, V_{ODS} = 15 \text{Vdc}$	14.4	-	mA
69 to 74	Output Drive Current P-Channel	l _{OH1}	-	4(h)	Gate Under Test: $V_{IN}(All\ lnputs) = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-0.36	-	mA

PAGE 28

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

No	OLIADAOTEDIOTIOS	OVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
75 to 80	Output Drive Current P-Channel	ЮН2	-	4(h)	Gate Under Test: $V_{IN}(All \ Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, \ V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-2.4	•	mA
81 to 86	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 15Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	12	μA
87 to 92	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 0Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	-12	Ац
93 to 98	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(j)	Gate Under Test: $V_{IN}(All\ Inputs) = 1.5Vdc$ $V_{IN}(All\ Other\ Inputs) = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	4.5	-	V
99 to 104	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 4Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	13.5	-	V



PAGE 29

ISSUE 4

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

		T						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
105 to 116	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(k)	Gate Under Test: $V_{IN} = 3.5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 3.5 \text{Vdc},$ $(V_{IN} = 3.5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 1.5 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	1	0.5	V
117 to 128	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(k)	Gate Under Test: $V_{IN} = 11 \text{Vdc},$ $V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 11 \text{Vdc}$ $(V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 4 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 4 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 2-5-7-9-11-14})$ $(\text{Pins C 2-6-9-11-14-17})$	-	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	-	4(I)	D3 Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
130	Threshold Voltage P-Channel	V _{THP}	-	4(m)	D3 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 30

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

					TEGT OOLIDITIONS			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	UNIT	
			883	,	C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	-	•
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-		-
3 to 10	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	•	500	nA
11 to 18	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12-13-15) (Pins C 1-4-5-7-12-15-16-19)	•	-50	nA
19 to 26	Input Current High Level	Ιн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-4-6-10-12- 13-15) (Pins C 1-4-5-7-12-15-16- 19)	-	50	nA
27 to 38	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} = 15 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $(V_{IN} \text{ (Inhibit)} = 15 \text{Vdc})$ $(V_{IN} \text{ (Inhibit)} = 0 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F } 2\text{-}5\text{-}7\text{-}9\text{-}11\text{-}14\text{)}$ $(\text{Pins C } 2\text{-}6\text{-}9\text{-}11\text{-}14\text{-}17\text{)}$	_	0.05	V



PAGE 31

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	OLIA DA OTEDIOTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
39 to 44	Output Voltage High Level	V _{ОН}	3006	4(f)	$V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	14.95	-	V
45 to 56	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate Under Test: $V_{IN} = 0 \text{Vdc},$ $V_{IN} = 0 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 5 \text{Vdc}$ $(V_{IN} = 5 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 0 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $All \text{ Other Gates:}$ $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $Note \text{ 4}$ $(Pins \text{ D/F } 2\text{-}5\text{-}7\text{-}9\text{-}11\text{-}14\text{)}$ $(Pins \text{ C } 2\text{-}6\text{-}9\text{-}11\text{-}14\text{-}17\text{)}$	3.84	-	mA
57 to 68	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 0 \text{Vdc},$ $V_{IN} = 0 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $(V_{IN} = 15 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 0 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{OTS} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$	25.2		mA
69 to 74	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: $V_{IN}(All\ Inputs) = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-0.64	-	mA



PAGE 32

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

TEST TEST CONDITIONS LIMITS										
NO.	CHARACTERISTICS	SYMBOL METHO MIL-ST 883		TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT		
75 to 80	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN}(All \cdot Inputs) = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-4.2	-	mA		
81 to 86	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 15Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	-	0.4	μΑ		
87 to 92	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	Gate Under Test: $V_{IN}(All\ lnputs) = 15Vdc$ $V_{OUT} = 0Vdc$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	•	-0.4	μΑ		
93 to 98	Input Voltage Low Level (Noise Immunity)			4(j)	Gate Under Test: V_{IN} (All Inputs) = 1.5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	4.5	-	V		
99 to 104	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: V_{IN} (All Inputs) = 4Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	13.5	-	V		

PAGE 33

ISSUE 4

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	LIMITS	
NO.	CHANACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
105 to 116	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(k)	Gate Under Test: $V_{IN} = 3.5 \text{Vdc},$ $V_{IN} (Inhibit) = 3.5 \text{Vdc},$ $(V_{IN} = 3.5 \text{Vdc},$ $V_{IN} (Inhibit) = 1.5 \text{Vdc})$ $V_{IN} (Disable) = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(Pins D/F 2-5-7-9-11-14)$ $(Pins C 2-6-9-11-14-17)$	-	0.5	V
117 to 128	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(k)	Gate Under Test: $V_{IN} = 11 \text{Vdc},$ $V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 11 \text{Vdc}$ $(V_{IN} = 11 \text{Vdc},$ $V_{IN} \text{ (Inhibit)} = 4 \text{Vdc})$ $V_{IN} \text{ (Disable)} = 4 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 2-5-7-9-11-14})$ $(\text{Pins C 2-6-9-11-14-17})$	-	1.5	٧
129	Threshold Voltage N-Channel	V _{THN}	-	4(I)	D3 Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	٧
130	Threshold Voltage P-Channel	V _{THP}	_	4(m)	D3 Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 34

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN			-			PIN	l NU	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	1	0	0	1	0	1	1	0	1	0	0	1	0	0	V_{DD}
2	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
3	1	0	1	0	0	1	0	0	1	0	1	1	0	1		
4	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
5	0	1	0	0	1	0	1	1	0	1	0	0	1	0		
6	0	1	1	0	0	0	1	1	0	1	0	0	1	0		
7	0	1	0	0	1	1	0	1	0	1	0	0	1	0		
8	1	0	0	0	1	0	1	1	0	1	0	0	1	0		
9	0	1	0	0	1	0	1	0	1	1	0	0	1	0		
10	0	1	0	0	1	0	1	1	0	0	0	1	1	0		
11	0	1	0	0	1	0	1	1	0	1	0	0	0	1		
12	0	1	0	0	1	0	1	1	0	1	0	0	1	0		
13	1	0	1	0	0	1	0	0	1	0	0	1	0	1		
14	1	0	0	0	1	1	0	0	1	0	0	1	0	1		
15	1	0	1	0	0	0	1	0	1	0	0	1	0	1		
16	0	1	1	0	0	1	0	0	1	0	0	1	0	1		
17	1	0	1	0	0	1	0	1	0	0	0	1	0	1		
18	1	0	1	0	0	1	0	0	1	1	0	0	0	1		
19	1	0	1	0	0	1	0	0	1	0	0	1	1	0		
20	1	0	1	0	0	1	0	0	1	0	0	1	0	1		
21	0	1	0	0	1	0	1	1	0	1	0	0	1	0		
22	0	1	0	1	1	0	1	1	0	1	0	0	1	0		
23	0	Z	0	1	Z	0	Z	Z	0	Z	0	0	Z	0		ĺ
24	1	Z	1	1	Z	1	Z	Z	1	Z	1	1	Z	1		ļ
25	1	Z	1	1	Z	1	Z	Z	1	Z	1	1	Z	1		
26	0	Z	0	1	Z	0	Z	Z	0	Z	0	0	Z	0		
27	0	Z	0	1	Z	0	Z	Z	0	Z	0	0	Z	0		
28	0	1	0	0	1	0	1	1	0	1	0	0	1	0		\

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, Z = High Impedance Third State.

PAGE 35

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS					D.C. S	UPPLY									
PATTERN NO.				INP	UTS					(OUTI	PUTS	3			
	1	3	4	6	10	12	13	15	2	5	7	9	11	14	8	16
1	0	0	0	0	0	0	0	0	X	Χ	X.	Χ	X	Χ	V _{SS}	V_{DD}
2	1	1	0	1	1	0	1	1	Х	X	Χ	Χ	Χ	Х		
3	0	0	0	0	0	1	0	0	Х	Χ	Χ	Χ	Χ	Χ		
4	1	1	0	1	1	1	1	1	Х	Χ	Χ	Χ	Χ	Χ		
5	0	0	1	0	0	0	0	0	Z	Z	Z	Z	Z	Z		
6	0	0	1	0	0	1	0	0	Z	Z	Z	Z	Z	Z		
7	1	1	1	1	1	1	1	1	Z	Z	Z	Z	Z	Z		
8	1	1	1	1	1	1_	1	1	Z	Z	Z	Z	Z	Z	\ \	V

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: 1 = V_{IH} = V_{DD}, 0 = V_{IL} = V_{SS}, X = Don't Care, Z = High Impedance Third State.




PAGE 36

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. Inhibit to V_{DD} for one measurement and to V_{SS} for the other.

NOTES

1. Each output to be tested separately.


PAGE 37

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




NOTES

- 1. Each output to be tested separately.
- Inhibit to V_{DD} for one measurement and to V_{SS} for the other.

NOTES

1. Each output to be tested separately.

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



NOTES

1. Each output to be tested separately.


PAGE 38


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - LOW LEVEL INPUT VOLTAGE

. INPUT VOLTAGE FIGURE 4(k) - HIGH LEVEL INPUT VOLTAGE





NOTES


1. Each output to be tested separately.


NOTES

1. Each output to be tested separately.

FIGURE 4(I) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(m) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 39

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(o) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(p) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 40


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(q) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_f and $t_f \le 15$ ns, $t_f = 500$ kHz.




PAGE 41


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(r) - PROPAGATION DELAY, DISABLE TO OUTPUT



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.



PAGE 42

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 10	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±75	nA
45 to 56	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
69 to 74	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	%
81 to 86	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	nA
87 to 92	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	nA
129	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	٧
130	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	٧

^{1.} Percentage of limit value if voltage is the measurement function.

PAGE 43

ISSUE 4

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	V _{OUT}	Open	Vdc
3	Inputs - (Pins D/F 4-6-10-15) (Pins C 5-7-12-19)	V _{IN}	. V _{DD}	Vdc
4	Inputs - (Pins D/F 1-3-12-13) (Pins C 1-4-15-16)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	V _{OUT}	Open	Vdc
3	Inputs - (Pins D/F 4-6-10-15) (Pins C 5-7-12-19)	ViN	Ground	Vdc
4	Inputs - (Pins D/F 1-3-12-13) (Pins C 1-4-15-16)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 44

ISSUE 4

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 2-5-7-9-11-14) (Pins C 2-6-9-11-14-17)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-3-6-10-13-15) (Pins C 1-4-7-12-16-19)	V _{IN}	V _{GEN}	Vac
4	Inputs - (Pins D/F 4-12) (Pins C 5-15)	V _{IN}	Ground	Vdc
5	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k ≤ f <1M, 50% duty cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc



PAGE 45


ISSUE 4

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 46

ISSUE 4

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 47

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 48

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
NO.	CHARACTERISTICS	STIMBOL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN	MAX	CIVIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	_
3 to 10	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	•	-	nA
11 to 18	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	-	<u>-</u>	-50	nA
19 to 26	Input Current High Level	ІН	As per Table 2	As per Table 2	-	-	50	nA
27 to 38	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
39 to 44	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	٧
45 to 56	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
57 to 68	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
69 to 74	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
75 to 80	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
81 to 86	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	-	-	nA
87 to 92	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	-	-	nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 49

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANG E LIMITS			UNIT
NO.	CHARACTERISTICS	STIVIBOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UIVII
93 to 98	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	ı	٧
99 to 104	Input Voltage Low Level (Noise Immunity)	V _{IL2}	As per Table 2	As per Table 2	-	13.5	1	V
105 to 116	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	1	0.5	V
117 to 128	Input Voltage High Level (Noise Immunity)	V _{IH2}	As per Table 2	As per Table 2	-	-	1.5	V
129	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
130	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-		V



PAGE 50

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.