

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 2-INPUT NAND BUFFER/DRIVER, BASED ON TYPE 40107B

ESCC Detail Specification No. 9401/013

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 40

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 2-INPUT NAND BUFFER/DRIVER, BASED ON TYPE 40107B

ESA/SCC Detail Specification No. 9401/013



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	June 1992	Pomomens	to lad +
Revision 'A'	July 1994	To nomen's	1. Leib
Revision 'B'	July 2000	Sa_mit	Hoons
Revision 'C'	May 2001	Sa mill	A som



PAGE

ISSUE 2

2

DOCUMENTATION CHANGE NOTICE

		,		
Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
			es Issue 1 and incorporates all modifications defined in	
		Revision 'A' to Issue 1	and the following DCR's:-	
1		Cover Page	•	None
		DCN Para. 1.10	Last contance voluments include ESD Class and	None 23385
			: Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	
		Table 1(a)	: Table amended	22398
1			: Lead Material and/or Finish amended	23465
1			: No. 9, package soldering temperatures changed	22314
1		3	: Notes - Note 6 added	22314
		· · ·	: Table corrected	23247
		U (/	: "CKT A" deleted fromTitle	22398
		. ,	: Figure deleted in toto	22398 22398
		` '	: Title amended to "2(c)" : Table corrected	23247
		1	: In Title and Note 1, 2(d) amended to "2(c)"	22398
[: "(Each Gate)" added to Title	23535
		rigule o(b)	: In Table and Note , logic symbols standardised	23535
		Figure 3(c)i	: Input protection, internal numbering and output diode	23535
		1 19010 0(0).	deleted and Ground symbol amended to "V _{SS} "	
		Figures 3(c), (d)	: Circuit A heading and Circuit B heading and entry	22398
		,	deleted	
		Figure 3(e)	: Circuit A, lower D2 diode deleted	23535
			: Circuit A heading and Circuit B heading and drawing	22398
			deleted	
		Para. 3	: V _{BR} and V _F definitions deleted	23535
			: I _{OZ} definition corrected	23535
		Para. 4.2.2	: Deviation deleted, "None." added	22360/
				21048
			: Deviation deleted, "None." added	22919
		Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465
		Para. 4.5.2	: Third sentence amended to read "2(c)."	22398 23535
		Tables 2, 3(a), (b), 4,		23535
		Tables 2, 3(a), (b)	: Where applicable, Conditions format standardised: Nos. 1 and 2, in Conditions "dc" added to voltages	23535
			: Nos. 17 to 18, in Conditions, V _{OUT} amended to	23509
1			"0.5Vdc"	
			, Note 5 added and all	23535
			subsequent Note references incremented by 1	
			: Nos. 29 to 30, Characteristics corrected	23535
		Table 2	: Nos. 41 to 44, Limits column amended	22398
			: Nos. 45 to 48, "CKT A" deleted from first measurement	22398
			and "CKT B" entry deleted in toto	
1		Notes	: New Note 5 added and all subsequent Note Nos.	23535
1	l		incremented by 1	Į.
			: Nos. 55 and 56, Symbol suffix deleted	23535
	l		, Conditions corrected	23535
		Figures 4(e), (f)	: V _{IH} termination connected to "V _{DD} " and "V _{IH} " deleted	23535
	Ī	Figure 4(f)	: Output circuit amended	23076
]



Rev. 'C'

PAGE 2A ISSUE 2

DOCUMENTATION CHANGE NOTICE

		DOCUMENTATION CHANGE NOTICE	
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
<u> </u>			
		Figure 4(g) : Title corrected	23535
1		: Input conditions clarified	23535
		: Note 3 added	23535
]		Figures 4(h), (i) : Input circuits corrected	23535
1 1		Figures 4(j), (k) : "D Input" added to Grounded connection	23535
		Figure 4(k) : V _{THN} corrected to "V _{THP} "	23535
		: Input connection marked "E Input" added and connected to "V _{DD} "	23535
		Figures 4(m), (o) : Circuit A heading and Circuit B heading and drawing deleted	22398
		Figure 4(o) : Timing Waveforms corrected	23162
1	,	Table 4 : Nos. 17 to 18 amended to "15 to 16"	23509
		Tables 5(a), (b) : Titles amended	23162
		: No. 2, in Characteristics, Pin Nos. reduced to "5-9"	23535
		Table 5(c) : No. 5, deleted in toto and all subsequent tests	23535
		renumbered	
		Figures 5(a), (b) : Titles amended	23162
		: Resistor deleted from V _{DD} line and individual resistors	23535
		added to inputs	
		Paras. 4.8.4 and 4.8.5: Reference to Table and Figure amended to "5(c)"	23535
'A'	July '94	P1. Cover Page	None
\		P2A. DCN	None
	Ī	P6. Table 1(a) : Lead Material and/or Finish amended	221049
\		P8. Figure 2(b) : Drawing altered	23540
		: Dimension F (Max) amended	23540
		P10. Notes : Note 7 added	23540
		P14. Para. 4.3.2 : Weights amended	23539
		4.4.2 : Lead Finish, Types amended	221049
'B'	Jul. '00	P1. Cover Page	None
	:	P2A. DCN	None
1	}	P6. Table 1(a) : Variants 08 and 09 added	221567
	l	P7. Figure 2(a) : Side elevation amended	221567
		: Dimension 'C' amended	221567
		P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected	221550
		P10. Notes to Figures: Title amended	221567
	Ī	P10A. Figure 2(d) : New page added	221567
I		P11. Figure 3(a) : Left-hand Title amended	221567
	I	: "SO" added to comparison Titles	221567
		P14. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text	221567 221567
1		Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	221567
		l sprangs state to the	
'C'	May '01	P1. Cover page : Page count increased by 1	221602
1		P2A. DCN	None
1		P4. T of C : Appendices entry amended	221602
1		P5. Para. 1.3 : New sentence added	221602
1		P6. Table 1(b) : No. 8, Maximum temperature amended	221602
1		P38. Para. 4.8.6 : Last sentence deleted, new text added	221602
1		P40. Appendix 'A' : Appendix added	221602
<u> </u>	<u></u>		<u></u>



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4	Scope Component Type Variants Maximum Ratings Parameter Derating Information	5 5 5 5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5 5
1.9 1.10	Functional Diagram Handling Precautions	5
1.10	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests	13
4.2.3	Deviations from Burn-in Tests	13
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	13
4.2.5	Deviations from Lot Acceptance Tests	13
4.3	Mechanical Requirements	14
4.3.1	Dimension Check	14
4.3.2 4.4	Weight Materials and Finishes	14 14
4.4 4.4.1	Case	14
4.4.1	Lead Material and Finish	14
4.4.2 4.5	Marking	14
4.5.1	General	14
4.5.2	Lead Identification	14
4.5.3	The SCC Component Number	15
4.5.4	Traceability Information	15
4.6	Electrical Measurements	15
4.6.1	Electrical Measurements at Room Temperature	15
4.6.2	Electrical Measurements at High and Low Temperatures	15
4.6.3	Circuits for Electrical Measurements	15
4.7	Burn-in Tests	15
4.7.1	Parameter Drift Values	15
4.7.2	Conditions for H.T.R.B. and Burn-in	15
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	15
4.8	Environmental and Endurance Tests	38
4.8.1	Electrical Measurements on Completion of Environmental Tests	38
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	38 38
4.8.3 4.8.4	Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Test	38
4.8.5	Conditions for Operating Life Test Electrical Circuits for Operating Life Tests	38
4.8.6	Conditions for High Temperature Storage Test	38



Rev. 'C'

PAGE 4
ISSUE 2

40

<u>Page</u> **TABLES** 1(a) Type Variants 6 Maximum Ratings 6 1(b) 2 Electrical Measurements at Room Temperature, d.c. Parameters 16 Electrical Measurements at Room Temperature, a.c. Parameters 20 Electrical Measurements at High Temperature 21 3(a) 3(b) Electrical Measurements at Low Temperature 24 4 Parameter Drift Values 33 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 34 Conditions for Burn-in High Temperature Reverse Bias, P-Channels 34 5(b) Conditions for Burn-in Dynamic 35 5(c) Electrical Measurements on Completion of Environmental Tests and 39 at Intermediate Points and on Completion of Endurance Testing **FIGURES** 1 Not applicable 7 2 **Physical Dimensions** 3(a)Pin Assignment 11 3(b) Truth Table 11 Circuit Schematic 3(c) 12 3(d) **Functional Diagram** 12 3(e) Input Protection Network 22 4 Circuits for Electrical Measurements 27 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 36 Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(b) 36 Electrical Circuit for Burn-in Dynamic 5(c) 37 APPENDICES (Applicable to specific Manufacturers only)

Agreed Deviations for STMicroelectronics (F)



Rev. 'C'

PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 2-Input NAND Buffer/Driver, having fully buffered outputs, based on Type 40107B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minium Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6
ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G 2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	٧	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} +0.5V should not exceed +18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Rev. 'B'


PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIM	ETRES	NOTES
	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




Rev. 'A'

PAGE 8

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN






Rev. 'B'

PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
DIVILINGIONO	MIN	MAX	NOTES
A	1.14	1.95	3 3
A1	1.63	2.36	
B	0.55	0.72	
C	1.06	1.47	
C ₁	1.91	2.41	
D	8.67	9.09	4
D1	7.21	7.52	
d, d1	1.27	TYPICAL	
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	4
e, e1	1.27	TYPICAL	
e2	7.62	TYPICAL	
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL -	MILLIMETRES		NOTES
	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL PICAL	




Rev. 'B'

PAGE 11 ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

А	В	C	>
L	L	H(2)	Z(3)
Н	L	H(2)	Z(3)
L	н	H(2)	Z(3)
н	Н	L	-

NOTES

- 1. Logic Level Definitions: L=Low Level, H= High Level, Z=High Impedance.
- 2. Requires external pull-up resistor (R_L) to V_{DD} .
- 3. Without pull-up resistor = 3-State.



PAGE 12

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)




FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 13

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

I_{OZ} = Output Leakage Current Third State

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



Rev. 'B'

PAGE 14

ISSUE 2

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 15

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	940101301E
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as app	propriate)

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B. and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 16

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	CUADACTEDICTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table with pull-up resistor = $10k\Omega$ V _{DD} = 3 Vdc, V _{SS} = 0 Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table with pull-up resistor = $10k\Omega$ V _{DD} = 15 Vdc, V _{SS} = 0 Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μΑ
5 to 8	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	_	-50	nA
9 to 12	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	50	nA
13 to 14	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-9) (Pins C 7-14)	-	0.05	V
15 to 16	Output Drive Current N-Channel	l _{OL1}	-	4(f)	Gate Under Test: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ $V_{IN}(All Other Gates) = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 5-9) (Pins C 7-14)	16	-	mA



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIA DA OTERIOTIO	0)(147)(1	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
17 to 18	Output Drive Current N-Channel	l _{OL2}	-	4(f)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = 0.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 4 and 5 (Pins D/F 5-9) (Pins C 7-14)	50	·	mA
19 to 22	Output Leakage Current Third State (1)	l _{OZ1}	-	4(g)	Gate Under Test: $V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 15 \text{Vdc}$ $(V_{IN1} = 15 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc})$ $V_{IN}(\text{All Other Gates})$ $= 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-9) (Pins C 7-14)	-	0.4	μA
23 to 26	Output Leakage Current Third State (2)	I _{OZ2}	-	4(g)	Gate Under Test: $V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 15 \text{Vdc}$ $(V_{IN1} = 15 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc})$ $V_{IN}(\text{All Other Gates})$ $= 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-9) (Pins C 7-14)	-	-0.4	Ац
27 to 28	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(h)	Gate Under Test: V _{IN} = 1.5Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	0.5	V
29 to 30	Input Voltage Low Level (Noise Immunity)	V _{IL2}	•	4(h)	Gate Under Test: V _{IN} = 4Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	1.5	V



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CLIADACTEDICTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
31 to 34	Input Voltage High Level (Noise Immunity)	V _{IH1}	•	4(i)	Gate Under Test: V_{IN1} = 3.5Vdc, V_{IN2} = 1.5Vdc (V_{IN1} = 1.5Vdc, V_{IN2} = 3.5Vdc) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	4.5	-	V
35 to 38	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(i)	Gate Under Test: $V_{IN1} = 11 Vdc, V_{IN2} = 4 Vdc$ $(V_{IN1} = 4 Vdc, V_{IN2} = 11 Vdc)$ $V_{IN}(All Other Gates)$ $= 0 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ $Note 6$ $(Pins D/F 5-9)$ $(Pins C 7-14)$	13.5	-	V
39	Threshold Voltage N-Channel	V _{THN}	-	4(j)	D Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
40	Threshold Voltage P-Channel	V _{THP}	-	4(k)	D Input at Ground E Input connected to V_{DD} All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.0	V
41 to 44	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(I)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	-2.0	V
45 to 48	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(m)	I_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	3.0	-	V



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

V_{OH}≥V_{DD} - 0.5Vdc

V_{OL}≤0.5Vdc

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test is performed with switch in both positions shown in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Output power dissipation must be limited externally according to absolute maximum ratings.
- 6. Measured with external pull-up resistor $10k\Omega$ connected between output under test and V_{DD} .
- 7. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 8. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	OUADAOTEDIOTION	0)(1470)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	1 18117
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
49 to 52	Input Capacitance	C _{IN}	3012	4(n)	V_{IN} (Not Under Test) = 0Vdc V_{DD} = V_{SS} = 0Vdc Note 7 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	7.5	pF
53	Propagation Delay Low to High	tpLH	3003	4(0)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{All Other Inputs}) \\ = 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; \; 8 \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to} \; 5 & 5 \; \text{to} \; 7 \\ \end{array}$	-	150	ns
54	Propagation Delay High to Low	tРНL	3003	4(0)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; \; 8 \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to} \; 5 & 5 \; \text{to} \; 7 \\ \end{array}$	-	150	ns
55	Transition Time Low to High	t _{ТLН}	3004	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 8 (Pin D/F 5) (Pin C 7)	•	80	ns
56	Transition Time High to Low	t _{THL}	3004	4(0)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 8 (Pin D/F 5) (Pin C 7)	-	80	ns



PAGE 21

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO	OLIA DA OTEDIOTIOS	0)/MDOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	1	-	4(a)	Verify Truth Table with pull-up resistor = $10k\Omega$ V _{DD} = 3 Vdc, V _{SS} = 0 Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table with pull-up resistor = $10k\Omega$ V _{DD} = 15 Vdc, V _{SS} = 0 Vdc Notes 1 and 2	-	-	•
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	30	μA
5 to 8	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	1	-100	nA
9 to 12	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	100	nA
13 to 14	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-9) (Pins C 7-14)	-	0.05	V
15 to 16	Output Drive Current N-Channel	I _{OL1}	-	4(f)	Gate Under Test: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ $V_{IN}(All Other Gates)$ = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 5-9) (Pins C 7-14)	12	-	mA



PAGE 22

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
			000		, , , , , , , , , , , , , , , , , , ,	,,,,,,		
17 to 18	Output Drive Current N-Channel	lOL2	-	4(f)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = 0.5Vdc V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 4 and 5 (Pins D/F 5-9) (Pins C 7-14)	38	-	mA
19 to 22	Output Leakage Current Third State (1)	l _{OZ1}	-	4(g)	Gate Under Test: $V_{IN1} = 0Vdc, \ V_{IN2} = 15Vdc$ $(V_{IN1} = 15Vdc, \ V_{IN2} = 0Vdc)$ $V_{IN}(All \ Other \ Gates)$ $= 0Vdc$ $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc, \ V_{SS} = 0Vdc$ $(Pins \ D/F \ 5-9)$ $(Pins \ C \ 7-14)$	-	12	μА
23 to 26	Output Leakage Current Third State (2)	loz2	-	4(g)	Gate Under Test: $V_{IN1} = 0$ Vdc, $V_{IN2} = 15$ Vdc $(V_{IN1} = 15$ Vdc, $V_{IN2} = 0$ Vdc) $V_{IN}(All Other Gates) = 0$ Vdc $V_{OUT} = 0$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc $(Pins D/F 5-9)$ $(Pins C 7-14)$	-	-12	μA
27 to 28	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(h)	Gate Under Test: V _{IN} = 1.5Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	0.5	V
29 to 30	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(h)	Gate Under Test: V _{IN} = 4Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	1.5	V



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 34	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(i)	Gate Under Test: V_{IN1} = 3.5Vdc, V_{IN2} = 1.5Vdc (V_{IN1} = 1.5Vdc, V_{IN2} = 3.5Vdc) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	4.5	-	V
35 to 38	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(i)	Gate Under Test: V_{IN1} = 11Vdc, V_{IN2} = 4Vdc (V_{IN1} = 4Vdc, V_{IN2} = 11Vdc) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	13.5	-	V
39	Threshold Voltage N-Channel	V _{THN}	-	4(j)	D Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
40	Threshold Voltage P-Channel	V _{THP}	-	4(k)	D Input at Ground E Input connected to V_{DD} All Other Inputs: $V_{IN} = -5V_{dC}$ $V_{SS} = -5V_{dC}$ (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 24

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO	OLIA DA OTEDIOTION	OVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table with pull-up resistor = $10k\Omega$ V _{DD} = 3 Vdc, V _{SS} = 0 Vdc Notes 1 and 2	-	7	-
2	Functional Test	-	-	4(a)			-	-
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μА
5 to 8	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	1	-50	nA
9 to 12	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	50	nA
13 to 14	Output Voltage Low Level	V _{OL}	3007	4(θ)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = Open V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 5-9) (Pins C 7-14)	-	0.05	V
15 to 16	Output Drive Current N-Channel	I _{OL1}	-	4(f)	Gate Under Test: $V_{IN} = 5Vdc$ $V_{OUT} = 0.4Vdc$ $V_{IN}(All Other Gates) = 0Vdc$ $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ Note 4 (Pins D/F 5-9) (Pins C 7-14)	21	-	mA



PAGE 25

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
17 to 18	Output Drive Current N-Channel	l _{OL2}	-	4(f)	Gate Under Test: V _{IN} = 15Vdc V _{OUT} = 0.5Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 4 and 5 (Pins D/F 5-9) (Pins C 7-14)	66	-	mA
19 to 22	Output Leakage Current Third State (1)	l _{OZ1}	-	4(g)	Gate Under Test: $V_{IN1} = 0 \text{Vdc}, V_{IN2} = 15 \text{Vdc}$ $(V_{IN1} = 15 \text{Vdc}, V_{IN2} = 0 \text{Vdc})$ $V_{IN}(\text{All Other Gates})$ $= 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-9) (Pins C 7-14)	-	0.4	μA
23 to 26	Output Leakage Current Third State (2)	loz2	-	4(g)	Gate Under Test: $V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 15 \text{Vdc}$ $(V_{IN1} = 15 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc})$ $V_{IN}(\text{All Other Gates})$ $= 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-9) (Pins C 7-14)	-	-0.4	μA
27 to 28	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(h)	Gate Under Test: V _{IN} = 1.5Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	0.5	V
29 to 30	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(h)	Gate Under Test: V _{IN} = 4Vdc V _{IN} (All Other Gates) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	-	1.5	V



PAGE 26

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
31 to 34	Input Voltage High Level (Noise Immunity)	V _{IH1}	1	4(i)	Gate Under Test: V_{IN1} = 3.5Vdc, V_{IN2} = 1.5Vdc (V_{IN1} = 1.5Vdc, V_{IN2} = 3.5Vdc) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	4.5	-	V
35 to 38	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(i)	Gate Under Test: V_{IN1} = 11Vdc, V_{IN2} = 4Vdc (V_{IN1} = 4Vdc, V_{IN2} = 11Vdc) V_{IN} (All Other Gates) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 5-9) (Pins C 7-14)	13.5	-	V
39	Threshold Voltage N-Channel	V _{THN}	-	4(j)	D Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
40	Threshold Voltage P-Channel	V _{THP}	-	4(k)	D Input at Ground E Input connected to V_{DD} All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 27

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS


FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		INP	UTS		OUT	PUTS	D.C. SUPPL		
NO.	3	4	10	11	5	9	7	14	
1	0	0	0	0	1	1	V _{SS}	V_{DD}	
2	1	0	1	0	1	. 1]	
3	1	1	1	1	0	0			
4	0	1	0	1	1	1	↓	₩	

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. Pull-up resistor = $10k\Omega$.

FIGURE 4(b) - QUIESCENT CURRENT






PAGE 28

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - LOW LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.




PAGE 29

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - OUTPUT LEAKAGE CURRENT THIRD STATE



NOTES

- 1. Each output to be tested separately.
- 2. I_{OZ} is measured with the following output conditions for each test:-
 - (i) Output Under Test connected to V_{DD}, remaining output open.
 - (ii) Output Under Test connected to V_{SS}, remaining output open.
- 3. Input conditions: Each gate input alternately at V_{DD} and $V_{SS}. \\$


FIGURE 4(h) - LOW LEVEL INPUT VOLTAGE

FIGURE 4(i) - HIGH LEVEL INPUT VOLTAGE

 V_{DD}

PULL-UP RESISTOR

 V_{OUT}



NOTES

 V_{IL}

1. Each gate to be tested separately.

 V_{SS}

NOTES

1. Each gate to be tested separately.

PAGE 30

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 31

ISSUE 22

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)


FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



NOTES 1. Each input to be tested separately

NOTES 1. Each input to be tested separately

FIGURE 4(n) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 50kHz to 1MHz

PAGE 32


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \le$ 15ns, f = 500kHz.



PAGE 33

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
15 to 16	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15	%
19 to 22	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
23 to 26	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
39	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
40	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 34

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-9) (Pins C 7-14)	V _{OUT}	Open	<u>-</u>
3	Inputs - (Pins D/F 3-4) (Pins C 5-6)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 10-11) (Pins C 15-16)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	SYMBOL CONDITION	
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-9) (Pins C 7-14)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 3-4) (Pins C 5-6)	V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 10-11) (Pins C 15-16)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	n D/F 14)		Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	rin D/F 7)		Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 35

ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-9) (Pins C 7-14)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 3-11) (Pins C 5-16)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 4-10) (Pins C 6-15)	V _{IN}	V _{GEN2}	Vac
5	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f GEN1 GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 36


ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 37

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 38

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 39

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			SPEC. AND/OR		CHANGE			
NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	МАХ	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	1	-	nΑ
5 to 8	Input Current Low Level	L	As per Table 2	As per Table 2	-	-	-50	nA
9 to 12	Input Current High Level	l _{IH}	As per Table 2	As per Table 2	-	-	50	nA
13 to 14	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	٧
15 to 16	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
17 to 18	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
19 to 22	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	-	-	nA
23 to 26	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	-	-	nA
27 to 28	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.5	V
31 to 34	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
39	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	٧
40	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	_	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



Rev. 'C'

PAGE 40

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		