

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS HEX NON-INVERTING BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 4503B

ESCC Detail Specification No. 9401/030

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS HEX NON-INVERTING BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 4503B

ESA/SCC Detail Specification No. 9401/030

la e e

space components coordination group

	Issue/Rev. Date Issue 3 June 2001	Approved by							
Issue/Rev.		SCCG Chairman	ESA Director General or his Deputy						
Issue 3	June 2001	1. Joo 5	Arm						




ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(b) :: No. 8, Maximum temperature amended Figure 2(a) :: Dimension 'C' min corrected to "1.49" Figure 2(e) :: Dimension 'E' corrected Para. 4.8.6 :: Last sentence deleted, new text added Appendix 'A' :: Appendix added	None 221602 221602 23933 23933 221602 221602

		PAGE 3
	ESA/SCC Detail Specification	ISSUE 3
	No. 9401/030	1
	TABLE OF CONTENTS	
		Page
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5 5 5 5 5 5 5 5 5 5 5 5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table Circuit Schematic	5
1.8 1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.10	Input Protection Network	5
1.11		5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements Dimension Check	17 17
4.3.1 4.3.2	Weight	17
4.3.2 4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8 4.8.1	Environmental and Endurance Tests	44 44
4.8.1	Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests	44 44
4.8.2 4.8.3	Electrical Measurements on Completion of Endurance Tests	44 44
4.8.3 4.8.4	Conditions for Operating Life Test	- 44 - 44
4.8.4 4.8.5	Electrical Circuits for Operating Life Tests	44 44
4.8.6	Conditions for High Temperature Storage Test	44



TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting	45

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	43
	······································	
APPEN	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Hex Non-Inverting Buffer, having fully buffered 3-State Outputs, based on Type 4503B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).
- 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS} .
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 2 - PHYSICAL DIMENSIONS




	MILLIM	NOTER	
SYMBOL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES		
STMBUL	MIN	MAX	NUTES	
A	2.10	2.54		
a ₁	3.0	3.7		
a ₂	0.63	1.14	2	
В	1.82	2.23		
b	0.40	0.50	3	
b ₁	0.20	0.30	3	
D	18.79	19.20		
E	7.36	7.87		
е	2.41	2.67	4	
e ₁	17.65	17.90		
e ₂	7.62	8.12		
F	7.11	7.62		
1	-	3.70		
ĸ	10.90	12.10		
e	1.27	TYPICAL		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



7.62

1.27

7.62

1.01

0.51

8.67

7.21

e, e1

e2

f, g h, h1

j, j1

TYPICAL

TYPICAL

TYPICAL

0.76 TYPICAL

TYPICAL

9.09

7.52


4

6 5



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTES		
STWIDUL	MIN	MAX	NOTES	
A	2.10	2.71		
a1	3.00	3.70		
a2	0.63	1.14	3	
В	1.82	2.39		
b	0.40	0.50	8	
b1	0.20	0.30	8	
D	20.06	20.58		
Е	7.36	7.87		
e	2.54 T	YPICAL	6, 9	
e1	17.65	17.90		
e2	7.62	8.12		
F	7.29	7.70		
	-	3.83		
к	10.90	12.10		
l	1.14	1.50	8	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES				
STNDUL	MIN.	MAX.	NULES			
A	6.75	7.06				
В	9.76	10.14				
С	1.49	1.95				
D	0.102	0.152	3			
E	8.76	9.01				
F	1.27 TY	PICAL	4			
G	0.38	0.48	3			
Н	0.60	0.90	3			
K	9.00 TYI	9.00 TYPICAL				
L	10	10.65				
М	0.33	0.43				
N	4.31 <u>TY</u>	PICAL				



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




FIGURE 3(a) - PIN ASSIGNMENT

DIS B

 V_{DD}

DUAL-IN-LINE, SO AND FLAT PACKAGES



Q6

16

D5

15

Q5

14

13

12 (

9


NC


D4

Q4

VSS

Q3





NC

18

19

20

D6

17

(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

DN	DIS A (B)	QN
L	L	L
Н	L	н
Х	н	Z

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care, Z=High Impedance.




FIGURE 3(c) - CIRCUIT SCHEMATIC







FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage
- P_{DSO} = Single Output Power Dissipation
- CKT = Circuit
- I_{OZ} = Output Leakage Current Third State
- t_{PHZ} = Propagation Delay, High Output to High Impedance
- t_{PZH} = Propagation Delay, High Impedance to High Output
- t_{PLZ} = Propagation Delay, Low Output to High Impedance
- t_{PZL} = Propagation Delay, High Impedance to Low Output

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940103001</u> B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

2

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
9 to 16	Input Current Low Level	ΙL	3009	4(c)	$V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-4-6-10-12-14-15) (Pins C 1-2-5-7-12-15-17-19)$	-	50	nA
17 to 24	Input Current High Level	ίμ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-4-6-10-12-14-15)} \\ \text{(Pins C 1-2-5-7-12-15-17-19)} \\ \end{cases}$	-	50	nA
25 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (All Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.05	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
31 to 36	Output Voltage High Level	Voн	3006	4(f)	$V_{IN} \text{ (All Data Inputs)}$ = 15Vdc $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{OUT} = \text{Open}$ $V_{DD} = 15\text{Vdc}, V_{SS} = 0\text{Vdc}$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	14.95	-	V
37 to 42	Output Drive Current N-Channel	I _{OL1}	-	4(g)		2.1	-	mA
43 to 48	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (All Inputs)} = 0Vdc \\ V_{OUT} = 1.5Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 3-5-7-9-11-13) \\ (Pins C 4-6-9-11-14-16) \\ \end{cases}$	16.1	-	mA
49 to 54	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} \text{ (All Data Inputs)}$ = 5Vdc $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	1.02	-	mA
55 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (All Data Inputs)}$ = 15Vdc $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-6.8	-	mA



ISSUE 3

-

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		C)/MDOI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
61 to 66	Output Leakage Current Third State (1)	loz1	-	4(i)	(DIS. A and DIS. B Inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.4	μΑ
67 to 72	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	(DIS. A and DIS. B Inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	-0.4	μА
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) V _{IL} = 1.5Vdc	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(k)	V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.5	
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) V _{IL} = 4Vdc	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(k)	V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	1.5	
75	Threshold Voltage N-Channel	V _{THN}	-	4(l)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No	No. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
76	Threshold Voltage P-Channel	V _{THP}	-	4(m)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
77 to 84	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(n)	$\begin{split} &I_{IN} \; (\text{Under Test}) = -100\mu\text{A} \\ &V_{DD} = \text{Open}, \; V_{SS} = 0\text{Vdc} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-4-6-10-12-} \\ &14-15) \\ &(\text{Pins C 1-2-5-7-12-15-17-} \\ &19) \end{split}$	-	-2.0	V
85 to 92	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(o)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 1-2-4-6-10-12- 14-15) (Pins C 1-2-5-7-12-15-17- 19)	3.0	-	V

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 V dc$ $V_{OL} \le 0.5 V dc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
93 to 100	Input Capacitance	C _{IN}	3012	4(p)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{Vdc}$ Note 6 (Pins D/F 1-2-4-6-10-12- 14-15) (Pins C 1-2-5-7-12-15-17- 19)	-	7.5	pF
101	Propagation Delay Low to High	t₽LH	3003	4(q)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 $\underline{Pins D/F} \qquad \underline{Pins C}$ 2 to 3 2 to 4	-	140	ns
102	Propagation Delay High to Low	ţ₽HL	3003	4(q)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 $Pins D/F \qquad Pins C$ 2 to 3 2 to 4	-	100	ns
103 to 104	Disable Delay Time High Output to High Impedance	tрнz	-	4(r)	$\begin{array}{ll} V_{IN} \text{ (Disable A or B)} \\ = \text{Pulse Generator} \\ V_{IN} \text{ (Under Test)} = 5 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \text{ V}_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 1 \text{ to 5} & 1 \text{ to 6} \\ 15 \text{ to 13} & 19 \text{ to 16} \\ \end{array}$	-	130	ns
105 to 106	Disable Delay Time High Impedance to High Output	^t PZH	-	4(r)	$\begin{array}{l} V_{IN} \text{ (Disable A or B)} \\ = \text{Pulse Generator} \\ V_{IN} \text{ (Under Test)} = 5 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, \text{ V}_{SS} = 0 \text{Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{1 \text{ to 5} 1 \text{ to 6}} \\ 1 \text{ to 5} 1 \text{ to 6} \\ 15 \text{ to 13} 19 \text{ to 16} \end{array}$	-	130	ns

NOTES: See Page 22.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
107 to 108	Disable Delay Time Low Output to High Impedance	^t ₽LZ	-	4(r)	$V_{IN} \text{ (Disable A or B)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 $\underline{Pins D/F} \qquad \underline{Pins C}$ 1 to 5 1 to 6 15 to 13 19 to 16	-	170	ns
109 to 110	Disable Delay Time High Impedance to Low Output	ťΡΖL	-	4(r)	$\begin{array}{ll} V_{IN} \mbox{ (Disable A or B)} \\ = \mbox{Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{0Vdc} \\ V_{DD} = \mbox{5Vdc}, \ V_{SS} = \mbox{0Vdc} \\ V_{DD} = \mbox{5Vdc}, \ V_{SS} = \mbox{0Vdc} \\ Note \ 7 \\ \hline \mbox{Pins D/F} & \mbox{Pins C} \\ \hline \mbox{1 to } \ 5 & \mbox{1 to } \ 6 \\ \ 15 \ to \ 13 & \mbox{19 to } \ 16 \end{array}$	-	170	ns
111	Transition Time Low to High	tτιμ	3004	4(q)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 3) (Pin C 4)	-	85	ns
112	Transition Time High to Low	tτhl	3004	4(q)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 7 (Pin D/F 3) (Pin C 4)	-	85	ns



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	15	μΑ
9 to 16	Input Current Low Level	կլ	3009	4(c)	$V_{IN} \text{ (Under Test) = 0Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-4-6-10-12-14-15)} \\ \text{(Pins C 1-2-5-7-12-15-17-19)} \\ \end{cases}$	-	-100	nA
17 to 24	Input Current High Level	կн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-4-6-10-12-14-15)} \\ \text{(Pins C 1-2-5-7-12-15-17-19)} \\ \end{cases}$	-	100	nA
25 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	V _{IN} (All Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.05	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} \text{ (All Data Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	14.95	-	V
37 to 42	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (All Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	1.3	-	mA
43 to 48	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} (All Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)$	11.2	-	mA
49 to 54	Output Drive Current P-Channel	IOH1	-	4(h)	$V_{IN} \text{ (All Data Inputs)}$ = 5Vdc $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-0.7	-	mA
55 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (All Data Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-4.8	-	mA
61 to 66	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	(DIS. A and DIS. B Inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	12	μΑ

NOTES: See Page 22.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
67 to 72	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	(DIS. A and DIS. B inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	-12	μΑ
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	VIL1	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) V _{IL} =1.5Vdc	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(k)	V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.5	
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) V _{IL} = 4Vdc	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(k)	V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	1.5	
75	Threshold Voltage N-Channel	V _{THN}	-	4(I)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
76	Threshold Voltage P-Channel	V _{THP}	-	4(m)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.		STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
9 to 16	Input Current Low Level	ι _{ι.}	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (Remaining Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-4-6-10-12-14-15)} \\ \text{(Pins C 1-2-5-7-12-15-17-19)} \\ \end{cases}$	-	-50	nA
17 to 24	Input Current High Level	ин	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-4-6-10-12-14-15)} \\ \text{(Pins C 1-2-5-7-12-15-17-19)} \\ \end{cases}$	-	50	nA
25 to 30	Output Voltage Low Level	V _{OL}	3007	4(e)	V _{IN} (All Inputs) = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.05	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
31 to 36	Output Voltage High Level	V _{OH}	= 15Vdc V _{IN} (Remaini = 0Vdc V _{OUT} = Open V _{DD} = 15Vdc (Pins D/F 3-5		VIN (Remaining Inputs)	14.95	-	V
37 to 42	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (All inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	2.6	-	mA
43 to 48	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (All Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	19.2	I	mA
49 to 54	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} \text{ (All Data Inputs)}$ = 5Vdc $V_{IN} \text{ (Remaining Inputs)}$ = 0Vdc $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-1.2	-	mA
55 to 60	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (All Data Inputs)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-8.2	-	mA
61 to 66	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	(DIS. A and DIS. B Inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.4	μΑ

NOTES: See Page 22.



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
No.			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	ΜΙΝ	MAX	UNIT
67 to 72	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	(DIS. A and DIS. B Inputs): $V_{IN} = 15Vdc$ V_{IN} (Remaining Inputs) = 0Vdc $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	-0.4	Ąц
73	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) VIL = 1.5Vdc	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(k)	V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	0.5	
74	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(j)	Input Conditions: See Table of Figures 4(j)/4(k) VIL = 4Vdc	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(k)	V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	-	1.5	
75	Threshold Voltage N-Channel	V _{THN}	-	4(I)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	0.7	-3.5	V
76	Threshold Voltage P-Channel	V _{THP}	-	4(m)	DIS. A Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		PIN NUMBERS												D.C. SUPPLY		
No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	V _{DD}
2	0	1	1	1	1	1	1	1	1	1	1	1	1	0		
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
4	0	1	1	0	0	1	1	0	0	1	1	0	0	0		
5	0	0	0	0	0	0	0	0	0	Ζ	0	Ζ	0	1		
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
7	1	0	Z	0	Ζ	0	Ζ	Ζ	0	0	0	0	0	0		
8	0	1	1	1	1	1	1	1	1	1	1	1	1	0		
9	0	1	1	1	1	1	1	1	1	Z	1	Ζ	1	1		
10	1	1	Z	1	Z	1	Z	Z	1	1	1	1	1	0		<u> </u>

NOTES

1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, Z = High Impedance.

			D.C. SUPPLY								
PATTERN No.				INP	UTS		I _{DD} TEST				
	1	2	4	6	10	12	14	15		8	16
1	0	0	0	0	0	0	0	0	X	V _{SS}	V _{DD}
2	0	1	0	1	0	1	0	0	х		
3	0	0	0	0	0	0	0	1	х		
4	1	0	0	0	0	0	0	0	х		
5	0	1	1	1	1	1	1	1	х		
6	1	1	1	1	1	1	1	0	Х	↓	↓

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, $X = I_{DD}$ Test Point.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)






FIGURE 4(d) - HIGH LEVEL INPUT CURRENT

NOTES

1. Each input to be tested separately.

<u>NOTES</u> 1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE





FIGURE 4(f) - HIGH LEVEL OUTPUT_VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT






NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



NOTES

1. Each output to be tested separately.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES

1. Each output to be tested separately.

NOTES 1. Each output to be tested separately.

PIN	TEST PATTERN									
1	0	0	1	1						
15	0	0	1	1						
2, 6, 12	0	1	1	0						
4, 10, 14	0	1	1	0						
11	0	1	Z	Z						
13	0	1	Z	Z						
3, 7	0	1	Z	Z						
5, 9	0	1	Z	Z						

TRUTH TABLE

NOTES

1. Logic Level Definitions: $1 = V_{IH}$, $0 = V_{IL}$, Z = High Impedance.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(I) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(m) - THRESHOLD VOLTAGE P-CHANNEL








FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(o) - INPUT CLAMP VOLTAGE (VDD)





NOTES

1. Each input to be tested separately.




1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(q) - PROPAGATION DELAY AND TRANSITION TIME




NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(r) - PROPAGATION DELAY, DISABLE TO OUTPUT





1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 20$ ns, f = 500kHz.



TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±75	nA
37 to 42	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
49 to 54	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
61 to 66	Output Leakage Current Third State (1)	loz1	As per Table 2	As per Table 2	± 60	nA
67 to 72	Output Leakage Current Third State (2)	loz2	As per Table 2	As per Table 2	±60	nA
75	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
76	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+125 (+0-5)	°C	
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	V _{OUT}	Open	-	
3	Inputs - (Pins D/F 1-2-6-12) (Pins C 1-2-7-15)	V _{IN}	Ground	Vdc	
4	Inputs - (Pins D/F 4-10-14-15) (Pins C 5-12-17-19)	V _{IN}	V _{DD}	Vdc	
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc	
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc	

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Tamb	+125 (+0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-6-12) (Pins C 1-2-7-15)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 4-10-14-15) (Pins C 5-12-17-19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 3

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-6-9-11-14-16)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 2-4-6-10-12-14) (Pins C 2-5-7-12-15-17)	V _{IN}	V _{GEN}	Vac
4	Inputs - (Pins D/F 1-15) (Pins C 1-19)	V _{IN}	Ground	Vdc
5	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k, 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}.$

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEAT CONDITIONS	CHANGE			UNIT
No.				TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	
	Functional Test	_	As per Table 2	As per Table 2	-	-		
1	Quiescent Current		As per Table 2 As per Table 2	As per Table 2	- ±75			nA
3 to	Quiescent Current	lDD	As per l'able 2	As per Table 2	±75	-		
8								
9	Input Current	lıL	As per Table 2	As per Table 2	-	-	-50	nA
to 16	Low Level							
17	Input Current	<u> </u>	As per Table 2	As per Table 2			50	nA
to	High Level	ЧH	As per l'able 2	As per Table 2	_		50	
24								
25	Output Voltage	V _{OL}	As per Table 2	As per Table 2	•	-	0.05	V
to 30	Low Level			-				
31	Output Voltage	V _{OH}	As per Table 2	As per Table 2		14.95		v
to	High Level	VОН		As per Table 2	_	14.00		v
36								
37	Output Drive Current	IOL1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
to 42	N-Channel							
43	Output Drive Current	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	<u> </u>		%
to	N-Channel	10L2	As per ruble 2		10(1)	Į		~
48								
49	Output Drive Current	IOH1	As per Table 2	As per Table 2	± 15 (1)	- 1	-	%
to 54	P-Channel							
55	Output Drive Current	I _{OH2}	As per Table 2	As per Table 2	±15 (1)		<u> </u>	%
to	P-Channel	1012	710 por 12010 2				ſ	~
60								
61	Output Leakage	loz1	As per Table 2	As per Table 2	±60	-	-	nA
to 66	Current Third State (1)							
67	Output Leakage	l _{OZ2}	As per Table 2	As per Table 2	±60	-		nA
to	Current	.022					1	
72	Third State (2)	<u> </u>				L	 	ļ
	Input Voltage	V _{IL1}			-	4.5	-	
	Low Level (Noise Immunity)							
73	(Functional Test)		As per Table 2	As per Table 2		l	l	v
	Input Voltage	V _{IH1}			-	- 1	0.5	
	High Level						-	
1	(Noise Immunity)	1						
	(Functional Test)					┣────	<u> </u>	
75	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
76	Threshold Voltage	V _{THP}	As per Table 2	As per Table 2	±0.3	<u> </u>		v
	P-Channel	- 1.11-						

NOTES

1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3 Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may			
Para. 4.2.4Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		