

Page i

TEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS RIPPLE-CARRY DECADE COUNTER/DIVIDER, BASED ON TYPE 4026B

ESCC Detail Specification No. 9406/001

ISSUE 1 October 2002





ESCC Detail Specification

| PAGE | ii |
|-------|----|
| ISSUE | 1 |

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 48

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS RIPPLE-CARRY DECADE COUNTER/DIVIDER,

BASED ON TYPE 4026B

ESA/SCC Detail Specification No. 9406/001



space components coordination group

| | | Approved by | |
|------------|----------|---------------|------------------------------------|
| lssue/Rev. | Date | SCCG Chairman | ESA Director General or his Deputy |
| Issue 3 | May 2001 | Sannit | Am _ |
| | | | |
| | | | |



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

| | DOCOMENTATION CHANGE NOTICE | | | | |
|--------|-----------------------------|-------------------------------------|---|------------------|--|
| Rev. | Rev. | | CHANGE | Approved | |
| Letter | Date | Reference | Item | DCR No. | |
| Lotto | | | | | |
| | | | 2 and incorporates all modifications defined in | | |
| | | · · · · · · · · · · · · · · · · · · | Issue 2 and the changes agreed in the following | ì | |
| | | DCRs:- | | | |
| | | Cover page | | None | |
|] | | DCN | | None | |
| | | Para. 1.3 | : New sentence added | 221602 | |
| | | Table 1(a) | : Variants 10 and 11 added | 221565 | |
| ì | | Table 1(b) | : No. 8, Maximum temperature amended | 221602 | |
| | | Figure 2(a) | : Side elevation corrected | 221565 | |
| | | | : Dimension 'C' amended | 221565 | |
| 1 | 1 | Figure 2(c) | : In the drawing, Pin No. 20 location corrected | 221550 | |
| 1 | | Figure 2(e) | : New page added | 221565 | |
| | | Notes to Figures | : Title amended | 221565 | |
| 1 | 1 | Figure 3(a) | : Left-hand Title amended | 221565 | |
| | | Dave 4.2.0 | : "SO" added to comparison Titles | 221565 | |
| | | Para. 4.3.2 Para. 4.4.2 | : SO package added to the text | 221565 221565 | |
| 1 | 1 | Para. 4.4.2 Para. 4.5.2 | SO package added to the textSO package added to the text | 221565 | |
| | | Para. 4.8.6 | : Last sentence deleted, new text added | 221602 | |
| | | Appendix 'A' | : Appendix added | 221602 | |
| 1 | } | Appendix A | . Appoint addod | 221002 | |
| | | | | | |
| | | | | | |
| 1 | 1 | 1 | | 1 | |
| | | | | | |
| | 1 | | | | |
| 1 | 1 | | | 1 | |
| | | | | | |
| | 1 | | | 1 | |
| | | | | i | |
| 1 | l | | | 1 | |
| 1 | 1 | 1 | | 1 | |
| | 1 | | | | |
| Ì | | Ĭ | | 1 | |
| } | | 1 | | | |
| 1 | | | | | |
| 1 | | 1 | | 1 | |
| 1 | | 1 | | 1 | |
| | l | | | | |
| 1 | 1 | 1 | | | |
| 1 | 1 | | | 1 | |
| | | | | | |
| | 1 | 1 | | | |
| 1 | | | | | |
| 1 | 1 | | | 1 | |
| 1 | 1 | İ | | | |
| | | | | | |
| | 1 | 1 | | | |
| | <u> </u> | | | <u> </u> | |



PAGE 3

ISSUE 3

TABLE OF CONTENTS

| | | <u>Page</u> |
|----------------|---|----------------|
| 1. | GENERAL | <u>1 age</u> 5 |
| 1.1 | Scope | 5 |
| 1.2 | Component Type Variants | 5 |
| 1.3 | Maximum Ratings | 5 |
| 1.4 | Parameter Derating Information | 5 |
| 1.5 | Physical Dimensions | 5 |
| 1.6 | Pin Assignment | 5 |
| 1.7 | Segment Address Table | 5 |
| 1.8 | Circuit Schematic | 5 |
| 1.9 | Functional Diagram | 5 |
| 1.10 | Handling Precautions | 5 |
| 1.11 | Input Protection Network | 5 |
| 2. | APPLICABLE DOCUMENTS | 17 |
| 3. | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS | 17 |
| 4. | REQUIREMENTS | 17 |
| 4.1 | General | 17 |
| 4.2 | Deviations from Generic Specification | 17 |
| 4.2.1 | Deviations from Special In-process Controls | 17 |
| 4.2.2 | Deviations from Final Production Tests | 17 |
| 4.2.3 | Deviations from Burn-in Tests | 17 |
| 4.2.4 | Deviations from Qualification Tests | 17 |
| 4.2.5 | Deviations from Lot Acceptance Tests | 18 |
| 4.3 | Mechanical Requirements | 18 |
| 4.3.1 | Dimension Check | 18 |
| 4.3.2 | Weight | 18 |
| 4.4 | Materials and Finishes | 18 |
| 4.4.1 4.4.2 | Case | 18 18 |
| | Lead Material and Finish Marking | 18 |
| 4.5 4.5.1 | General | 18 |
| 4.5.1 | Lead Identification | 18 |
| 4.5.2 | The SCC Component Number | 19 |
| 4.5.4 | Traceability Information | 19 |
| 4.6 | Electrical Measurements | 19 |
| 4.6.1 | Electrical Measurements at Room Temperature | 19 |
| 4.6.2 | Electrical Measurements at High and Low Temperatures | 19 |
| 4.6.3 | Circuits for Electrical Measurements | 19 |
| 4.7 | Burn-in Tests | 19 |
| 4.7.1 | Parameter Drift Values | 19 |
| 4.7.2 | Conditions for H.T.R.B. and Burn-in | 19 |
| 4.7.3 | Electrical Circuits for H.T.R.B. and Burn-in | 19 |
| 4.8 | Environmental and Endurance Tests | 46 |
| 4.8.1 | Electrical Measurements on Completion of Environmental Tests | 46 |
| 4.8.2 | Electrical Measurements at Intermediate Points during Endurance Tests | 46 |
| 4.8.3 | Electrical Measurements on Completion of Endurance Tests | 46 |
| 4.8.4 | Conditions for Operating Life Test | 46 |
| 4.8.5 | Electrical Circuits for Operating Life Tests | 46 |
| 4.8.6 | Conditions for High Temperature Storage Test | 46 |



PAGE 4

| TABLES | 3 | <u>Page</u> |
|--------------|--|-------------|
| | Type Variants | 6 |
| 1(a) 1(b) | Maximum Ratings | 6 |
| 2 | Electrical Measurements at Room Temperature, d.c. Parameters | 20 |
| _ | Electrical Measurements at Room Temperature, a.c. Parameters | 24 |
| 3(a) | Electrical Measurements at High Temperature | 27 |
| 3(b) | Electrical Measurements at Low Temperature | 31 |
| 4 | Parameter Drift Values | 41 |
| 5(a) | Conditions for Burn-in High Temperature Reverse Bias, N-Channels | 42 |
| 5(b) | Conditions for Burn-in High Temperature Reverse Bias, P-Channels | 42 |
| 5(c) | Conditions for Burn-in Dynamic | 43 |
| 6 | Electrical Measurements on Completion of Environmental Tests and | 47 |
| | at Intermediate Points and on Completion of EnduranceTesting. | |
| FIGUR | <u> </u> | |
| 1 | Not applicable | |
| 2 | Physical Dimensions | 7 |
| 3(a) | Pin Assignment | 13 |
| 3(b) | Segment Address Table | 14 |
| 3(c) | Circuit Schematic | 15 |
| 3(d) | Functional Diagram | 16 |
| 3(e) | Input Protection Network | 16 |
| 4 | Circuits for Electrical Measurements | 35 |
| 5(a) | Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels | 44 |
| 5(b) | Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels | 44 |
| 5(c) | Electrical Circuit for Burn-in Dynamic | 45 |
| APPEN | DICES (Applicable to specific Manufacturers only) | |
| 'A' | Agreed Deviations for STMicroelectronics (F) | 48 |



PAGE

ISSUE 3

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Ripple-Carry Decade Counter/Divider, having fully buffered outputs, based on Type 4026B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 SEGMENT ADDRESS TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

TABLE 1(a) - TYPE VARIANTS

| VARIANT | CASE | FIGURE | LEAD MATERIAL AND/OR FINISH |
|---------|--------------|--------|--------------------------------|
| 01 | FLAT | 2(a) | G2 or G8 |
| 02 | FLAT | 2(a) | G4 |
| 03 | D.I.L. | 2(b) | G2 or G8 |
| 04 | D.I.L. | 2(b) | G4 |
| 07 | CHIP CARRIER | 2(c) | 2 |
| 08 | D.I.L. | 2(d) | G2 |
| 09 | D.I.L. | 2(d) | G4 |
| 10 | SO CERAMIC | 2(e) | G2 |
| 11 | SO CERAMIC | 2(e) | G4 |

TABLE 1(b) - MAXIMUM RATINGS

| NO. | CHARACTERISTICS | SYMBOL | MAXIMUM RATINGS | UNIT | REMARKS |
|-----|--|------------------|-------------------------------|------|--------------------|
| 1 | Supply Voltage | V_{DD} | -0.5 to + 18 | V | Note 1 |
| 2 | Input Voltage | V _{IN} | -0.5 to V _{DD} + 0.5 | V | Note 2 Power on |
| 3 | D.C. Input Current | ±IM | 10 | mA | • |
| 4 | D.C. Output Current | ± lo | 10 | mA | Note 3 |
| 5 | Device Dissipation | P_{D} | 200 | mWdc | Per Package |
| 6 | Output Dissipation | P _{DSO} | 100 | mWdc | Note 4 |
| 7 | Operating Temperature Range | T _{op} | -55 to + 125 | °C | - |
| 8 | Storage Temperature Range | T _{stg} | -65 to + 150 | °C | - |
| 9 | Soldering Temperature For FP and DIP For CCP | T _{sol} | + 300 + 245 | °C | Note 5 Note 6 |

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





| SYMBOL | MILLIMETRES | | NOTES |
|----------|-------------|---------|-------|
| STIVIBUL | MIN | MAX | NOTES |
| Α | 6.75 | 7.06 | |
| В | 9.76 | 10.14 | |
| С | 1.49 | 1.95 | |
| D | 0.102 | 0.152 | 3 |
| E | 8.76 | 9.01 | |
| F | 1.27 | TYPICAL | 4 |
| G | 0.38 | 0.48 | 3 |
| Н | 6.0 | - | 3 |
| L | 18.75 | 22.0 | |
| М | 0.33 | 0.43 | |
| N | 4.31 | TYPICAL | |




PAGE 8

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



| CVMPOL | MILLIMETRES | | NOTES |
|----------------|-------------|---------|-------|
| SYMBOL | MIN | MAX | NOTES |
| Α | 2.10 | 2.54 | |
| a ₁ | 3.0 | 3.7 | |
| a ₂ | 0.63 | 1.14 | 2 |
| В | 1.82 | 2.23 | |
| b | 0.40 | 0.50 | 3 |
| b ₁ | 0.20 | 0.30 | 3 |
| D | 18.79 | 19.20 | |
| E | 7.36 | 7.87 | |
| е | 2.41 | 2.67 | 4 |
| e ₁ | 17.65 | 17.90 | |
| e ₂ | 7.62 | 8.12 | |
| F | 7.11 | 7.62 | |
| 1 | - | 3.70 | |
| K | 10.90 | 12.10 | |
| e | 1.27 | Typical | |




PAGE 9

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



| DIMENSIONS | MILLIM | MILLIMETRES | |
|--|--------------------------------------|--|--------|
| BIVILIVOICIVO | MIN | MAX | NOTES |
| A A1 B C C ₁ D | 1.14 1.63 0.55 1.06 1.91 | 1.95 2.36 0.72 1.47 2.41 | 3 3 |
| D1 d, d1 d2 E | 8.67 7.21 1.27 7.62 8.67 | 9.09 7.52 TYPICAL TYPICAL 9.09 | 4 |
| E1 e, e1 e2 | 7.21 1.27 7.62 | 7.52 TYPICAL TYPICAL | 4 |
| f, g h, h1 j, j1 | 1.01 0.51 | 0.76 TYPICAL TYPICAL | 6 5 |




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



| SYMBOL | MILLIMETRES | | NOTES |
|----------|-------------|---------------|-------|
| STIVIBOL | MIN | MAX | NOTES |
| Α | 2.10 | 2.71 | |
| a1 | 3.00 | 3.70 | |
| a2 | 0.63 | 1.14 | 2 |
| В | 1.82 | 2.39 | |
| b | 0.40 | 0.50 | 3 |
| b1 | 0.20 | 0.30 | 3 |
| D | 20.06 | 20.58 | |
| E | 7.36 | 7 <i>.</i> 87 | |
| е | 2.54 T | YPICAL | 4 |
| e1 | 17.65 | 17.90 | |
| e2 | 7.62 | 8.12 | |
| F | 7.29 | 7.70 | |
| 1 | - | 3.83 | |
| К | 10.90 | 12.10 | |
| ℓ | 1.14 | 1.50 | |




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



| SYMBOL | MILLIMETRES | | NOTES |
|----------|--------------|-------|---------|
| STIVIBUL | MIN. | MAX. | T NOTES |
| Α | 6.75 | 7.06 | |
| В | 9.76 | 10.14 | |
| С | 1.49 | 1.95 | |
| D | 0.102 | 0.152 | 3 |
| E | 8.76 | 9.01 | |
| F | 1.27 TY | PICAL | 4 |
| G | 0.38 | 0.48 | 3 |
| Н | 0.60 | 0.90 | 3 |
| K _ | 9.00 TYI | PICAL | |
| L | 10 | 10.65 | |
| M | 0.33 | 0.43 | |
| N | 4.31 TYPICAL | | |



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS**



PAGE 14

ISSUE 3


FIGURE 3(b) - SEGMENT ADDRESS TABLE

| | | | Р | IN NI | UMB | ERS | | | | | | | | | D.C. SUPPLY | | IPPLY |
|-----------------|---|---|---|-------|-----|-----|---|---|---|----|----|----|----|----|-------------|---|----------|
| DISPLAY NUMBERS | 1 | 2 | 3 | 15 | 4 | 5 | 6 | 7 | 9 | 10 | 11 | 12 | 13 | 14 | 8 | | 16 |
| 0 | Л | L | Н | L | Н | Н | Н | L | Н | Н | Н | Н | Н | Н | Vs | s | V_{DD} |
| 1 | Л | L | Н | L | Н | Н | L | L | L | Ļ | L | Н | Н | Н | 1 | | |
| 2 | л | L | Н | L | Н | Н | L | Н | Н | Н | Н | Н | L | L | | | |
| 3 | л | L | Н | L | Н | Н | L | Н | Н | Н | L | Н | Н | Н | | | |
| 4 | Л | L | Н | L | Н | Н | Н | Н | L | L | L | Н | Н | Н | | | |
| 5 | Л | L | Н | L | н | L | Н | Н | Н | Н | L | L | Н | н | | | |
| 6 | л | L | Н | L | Н | L | Н | Н | Н | Н | Н | L | Н | н | | | |
| 7 | л | L | Н | Ļ | н | L | L | L | L | Н | L | Н | Н | н | | | |
| 8 | л | L | Н | L | Н | L | Н | Н | Н | Н | Н | Н | Н | н | | | |
| 9 | Л | L | Н | L | Н | L | Н | Н | Н | Н | L | Н | Н | Н | | | |
| DISPLAY ENABLE | х | Χ | L | X | L | X | L | L | L | L | L | L | L | Х | | | |
| ZERO RESET | х | L | Н | Н | Н | Н | Н | L | Н | Н | Н | Н | Н | Н | | 1 | <u> </u> |

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.


SEGMENT DESIGNATIONS





PAGE 15

ISSUE 3



PAGE 16

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage.

PDSO - Single Output Power Dissipation.

CKT - Circuit.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 18

ISSUE 3

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

| | <u>940600101</u> E |
|--|--------------------|
| Detail Specification Number | |
| Type Variant, as applicable | |
| Testing Level (B or C, as appropriate) | |

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 12 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

| | | | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | |
|----------------|-----------------------------|-----------------|----------------|------|---|-----|------|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | ~ |
| 2 | Functional Test | - | _ | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | 1 | • | - |
| 3 to 4 | Quiescent Current | l _{DD} | 3005 | 4(b) | V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20) | 1 | 1.0 | μА |
| 5 to 8 | Input Current Low Level | I _{IL} | 3009 | 4(c) | V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | - | -50 | nA |
| 9 to 12 | Input Current High Level | Ін | 3010 | 4(d) | V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | - | 50 | nA |
| 13 to 22 | Output Voltage Low Level | V _{OL} | 3007 | 4(e) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 15Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | - | 0.05 | V |



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| NO | OLIA DA OTERIOTICO | OVMDO | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------------|------------------|----------------|------|---|-------|-----|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 23 to 32 | Output Voltage High Level | Vон | 3006 | 4(f) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 14.95 | - | V |
| 33 to 42 | Output Drive Current N-Channel | I _{OL1} | - | 4(g) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 5Vdc V _{OUT} = 0.4Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 0.51 | - | mA |
| 43 to 52 | Output Drive Current N-Channel | I _{OL2} | - | 4(g) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 15Vdc V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 3.4 | - | mA |



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| | | 0.44501 | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | LINUT |
|----------------|--|------------------|----------------|------|--|-------|-----|-------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 53 to 62 | Output Drive Current P-Channel | ЮН1 | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -0.51 | ı | mA |
| 63 to 72 | Output Drive Current P-Channel | Іон2 | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -3.4 | - | mA |
| 73 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL1} | - | 4(a) | V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 4.5 | 0.5 | ٧ |
| 74 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11- 12-13-14) (Pins C 5-6-7-9-11-12-14- 15-16-17) | 13.5 | 1.5 | V |

PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIMITS | | UNIT |
|----------------|--|------------------|----------------|------|--|--------|------|------|
| NO. | CHARACTERISTICS | STIVIBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | ONIT |
| 75 | Threshold Voltage N-Channel | V _{THN} | <u>-</u> | 4(i) | Clock Input at Ground Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10) | -0.7 | -3.0 | V |
| 76 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | Clock Input at Ground Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20) | 0.7 | 3.0 | V |
| 77 to 80 | Input Clamp Voltage (to V _{SS}) | V _{IC1} | - | 4(k) | I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | - | -2.0 | V |
| 81 to 84 | Input Clamp Voltage (to V _{DD}) | V _{IC2} | - | 4(I) | V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | 3.0 | - | V |



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| | | | TEST | TEST | TEST CONDITIONS | LIM | ITS | |
|----------------|--|-------------------|--------------------------|------|--|-----|-----|------|
| NO. | CHARACTERISTICS | SYMBOL | METHOD MIL-STD 883 | FIG. | (PINS UNDER TEST D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 85 to 88 | Input Capacitance | C _{IN} | 3012 | 4(m) | V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | • | 7.5 | pF |
| 89 | Propagation Delay Low to High Clock Input to Carry Out Line | tPLH1 | 3003 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F Pins C 1 to 5 1 to 6 | - | 450 | ns |
| 90 | Propagation Delay High to Low Clock Input to Carry Out Line | tPHL1 | 3003 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F 1 to 5 Pins C 1 | - | 450 | ns |
| 91 | Propagation Delay Low to High Clock Input to Decode Out Line | t _{PLH2} | 3003 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F Pins C 1 to 10 1 to 12 | - | 650 | ns |
| 92 | Propagation Delay High to Low Clock Input to Decode Out Line (Clocked Operation) | tPHL2 | 3003 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 Pins D/F Pins C 1 to 10 1 to 12 | - | 650 | ns |

PAGE 25

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|-----|-----------------------------|-------------------|----------------|------|--|-----|-----|------|
| NO. | CHARACTERISTICS | STIMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 93 | Transition Time Low to High | tтLH | 3004 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 5) (Pin C 6) | - | 150 | ns |
| 94 | Transition Time High to Low | t _{THL} | 3004 | 4(n) | V _{IN} (Clock) = Pulse Generator V _{IN} (Inhibit) = 0Vdc V _{IN} (Reset) = 0Vdc V _{IN} (Display Enable) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 5) (Pin C 6) | - | 150 | ns |
| 95 | Maximum Clock Frequency | f _(CL) | - | - | V _{IN} (Clock) = Pulse Generator V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 7 and 8 (Pin D/F 1) (Pin C 1) | 2.5 | - | MHz |



PAGE 26

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300 µsec.
- 3. Test performed with the switch in each position.
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a functional test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse having the following conditions shall be applied to the clock input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum Clock Frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the limits column.



PAGE 27

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

| NO | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------|-----------------|----------------|------|---|-----|------|------|
| NO. | CHARACTERISTICS | STIVIBUL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | ı | - |
| 2 | Functional Test | • | - | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | • | • |
| 3 to 4 | Quiescent Current | l _{DD} | 3005 | 4(b) | V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20) | - | 30 | μА |
| 5 to 8 | Input Current Low Level | I _{IL} | 3009 | 4(c) | V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | • | -100 | nA |
| 9 to 12 | Input Current High Level | ΊΗ | 3010 | 4(d) | V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | - | 100 | nA |
| 13 to 22 | Output Voltage Low Level | V _{OL} | 3007 | 4(e) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 15Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | - | 0.05 | V |



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

| | CUADACTEDICTION | OVALDO | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|-----------------------------------|------------------|----------------|------|---|-------|-----|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 23 to 32 | Output Voltage High Level | Vон | 3006 | 4(f) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 14.95 | - | V |
| 33 to 42 | Output Drive Current N-Channel | I _{OL1} | - | 4(g) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 0.36 | - | mA |
| 43 to 52 | Output Drive Current N-Channel | l _{OL2} | | 4(g) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 2.4 | - | mA |



PAGE 29

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIM | ITS | UNIT |
|----------------|--|------------------|----------------|------|--|-------|-----|------|
| 110. | OHA DAOTERIO 1100 | OTME | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | |
| 53 to 62 | Output Drive Current P-Channel | l _{ОН1} | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -0.36 | - | mA |
| 63 to 72 | Output Drive Current P-Channel | I _{OH2} | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -2.4 | - | mA |
| 73 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL1} | - | 4(a) | V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 4.5 | 0.5 | V |
| 74 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 13.5 | 1.5 | V |

PAGE 30

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

| | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS (PINS UNDER TEST | LIMITS | | UNIT |
|-----|--------------------------------|------------------|----------------|------|--|--------|------|------|
| NO. | CHARACTERISTICS | SYMBOL | MIL-STD 883 | FIG. | D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 75 | Threshold Voltage N-Channel | V _{THN} | - | 4(i) | Clock Input at Ground Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10) | -0.3 | -3.5 | V |
| 76 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | Clock Input at Ground Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20) | 0.3 | 3.5 | V |



PAGE 31

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

| | | | | | TEOT 00: 017:016 | | | |
|----------------|-----------------------------|-----------------|---------------------------|--------------|---|--------|------|----------|
| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP | LIMITS | | UNIT |
| | | | 883 | | C = CCP) | MIN | MAX | |
| 1 | Functional Test | - | - | 4(a) | Verify Truth Table without Load. V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 1 and 2 | - | - | - |
| 2 | Functional Test | - | <u>-</u> | 4(a) | Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2 | 1 | • | <u>-</u> |
| 3 to 4 | Quiescent Current | l _{DD} | 3005 | 4(b) | V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20) | - | 1.0 | μА |
| 5 to 8 | Input Current Low Level | I _{ΙL} | 3009 | 4(c) | V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | - | -50 | nA |
| 9 to 12 | Input Current High Level | ΊΗ | 3010 | 4(d) | V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | • | 50 | nA |
| 13 to 22 | Output Voltage Low Level | V _{OL} | 3007 | 4(e) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 15Vdc V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | - | 0.05 | V |



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

| | | | TEST | TEST | TEST CONDITIONS | LIMITS | | |
|----------------|-----------------------------------|------------------|--------------------------|--------------|---|--------|-----|------|
| NO. | CHARACTERISTICS | SYMBOL | METHOD MIL-STD 883 | TEST FIG. | (PINS UNDER TEST D/F = DIP AND FP C = CCP) | MIN | MAX | UNIT |
| 23 to 32 | Output Voltage High Level | Vон | 3006 | 4(f) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 14.95 | • | V |
| 33 to 42 | Output Drive Current N-Channel | I _{OL1} | - | 4(g) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 5Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 0.64 | - | mA |
| 43 to 52 | Output Drive Current N-Channel | I _{OL2} | - | 4(g) | V _{IN} (Clock) = Pulse Generator Inhibit and Reset: V _{IN} = 0Vdc Display Enable: V _{IN} = 15Vdc V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 4.2 | - | mA |



PAGE 33

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| NO | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD 883 | TEST FIG. | TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP) | LIMITS | | LINIT |
|----------------|--|------------------|----------------------------------|--------------|--|--------|-----|-------|
| NO. | | | | | | MIN | MAX | UNIT |
| 53 to 62 | Output Drive Current P-Channel | ЮН1 | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 5Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -0.64 | - | mA |
| 63 to 72 | Output Drive Current P-Channel | I _{OH2} | - | 4(h) | V_{IN} (Clock) = Pulse Generator Inhibit and Reset: V_{IN} = 0Vdc Display Enable: V_{IN} = 15Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | -4.2 | - | mA |
| 73 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL1} | - | 4(a) | V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 4.5 | 0.5 | V |
| 74 | Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IL2} | - | 4(a) | V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-9-10-11-12-13-14) (Pins C 5-6-7-9-11-12-14-15-16-17) | 13.5 | 1.5 | V |



PAGE 34

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD 883 | TEST FIG. | TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP) | LIMITS | | UNIT |
|-----|--------------------------------|------------------|----------------------------------|--------------|--|--------|------|----------|
| | | | | | | MIN | MAX | UNIT |
| 75 | Threshold Voltage N-Channel | V _{THN} | - | 4(i) | Clock Input at Ground Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10) | -0.7 | -3.5 | V |
| 76 | Threshold Voltage P-Channel | V _{THP} | - | 4(j) | Clock Input at Ground Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20) | 0.7 | 3.5 | V |

PAGE 35

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.




PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT






PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

NOTES

1. Each input to be tested separately.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock Input until required output is obtained.

NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock Input until required output is obtained.




PAGE 38

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock Input until required output is obtained


NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0Vdc to V_{DD} to Clock Input until required output is obtained

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(m) - INPUT CAPACITANCE



<u>NOTES</u>


- 1. Each Input to be tested separately.
- 2. f = 500kHz to 1MHz.

PAGE 40


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_r = 500$ kHz.



PAGE 41

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

| NO. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | CHANGE LIMITS (Δ) | UNIT |
|----------------|-----------------------------------|------------------|-----------------------------|-----------------|-------------------------|------|
| 3 to 4 | Quiescent Current | I _{DD} | As per Table 2 | As per Table 2 | ± 150 | nA |
| 33 to 42 | Output Drive Current N-Channel | l _{OL1} | As per Table 2 | As per Table 2 | ± 15 (1) | % |
| 53 to 62 | Output Drive Current P-Channel | I _{OH1} | As per Table 2 | As per Table 2 | ± 15 (1) | % |
| 75 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ± 0.3 | V |
| 76 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ±0.3 | V |

NOTES

^{1.} Percentage of limit value if voltage is the measurement function.



PAGE 42

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|---|------------------|----------------|------|
| 1 | Ambient Temperature | T _{amb} | + 125 (+ 0-5) | °C |
| 2 | Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17) | V _{OUT} | Open | - |
| 3 | Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | V _{IN} | V_{DD} | Vdc |
| 4 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | V _{DD} | 15 | Vdc |
| 5 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | V _{SS} | Ground | Vdc |

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|---|----------------------------|----------------|------|
| 1 | Ambient Temperature | T _{amb} | + 125 (+ 0-5) | °C |
| 2 | Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17) | V _{ОUТ} | Open | - |
| 3 | Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19) | V _{IN} | Ground | Vdc |
| 4 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | ly Voltage V _{DD} | | Vdc |
| 5 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | V _{SS} | Ground | Vdc |

NOTES

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 43

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


| NO. | CHARACTERISTICS | | SYMBOL | CONDITIONS | UNIT |
|-----|---|---------------------|------------------|--|------|
| 1 | Ambient T | Ambient Temperature | | + 125 (+ 0-5) | °C |
| 2 | Outputs - (Pins D/F 4-5-6-7-9-10-11-12- 13-14) (Pins C 5-6-7-9-11-12-14-15- 16-17) | | V _{OUT} | V _{DD/2} | Vdc |
| 3 | Inputs - (Pins D/F 2-15) (Pins C 2-19) | | V _{IN} | Ground | Vdc |
| 4 | Input - (Pin D/F 3) (Pin C 4) | | V _{IN} | V _{GEN2} | Vac |
| 5 | Input - (Pin D/F 1) (Pin C 1) | | V _{IN} | V _{GEN1} | Vac |
| 6 | Pulse Voltage | | V _{GEN} | 0 to V _{DD} | Vac |
| 7 | Pulse Frequency Square Wave | | f GEN1 GEN2 | 50k 50% Duty Cycle 25k 50% Duty Cycle | Hz |
| 8 | Positive Supply Voltage (Pin D/F 16) (Pin C 20) | | V _{DD} | 15 | Vdc |
| 9 | Negative Supply Voltage (Pin D/F 8) (Pin C 10) | | V _{SS} | Ground | Vdc |



PAGE 44

ISSUE 3


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 45

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 46

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature as specified in Table 1(b) of this specification.



PAGE 47

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| | CHARACTERICTICS | SYMBOL | SPEC. AND/OR | TEST CONDITIONS | CHANGE LIMITS | | | UNIT |
|----------------|---|-----------------------------|----------------|-----------------|------------------|-------|------|------|
| NO. | CHARACTERISTICS | TEST METHOD TEST CONDITIONS | | 1E31 CONDITIONS | (Δ) | MIN | MAX | |
| 1 | Functional Test | - | As per Table 2 | As per Table 2 | - | - | - | - |
| 3 to 4 | Quiescent Current | l _{DD} | As per Table 2 | As per Table 2 | ± 150 | • | - | nA |
| 5 to 8 | Input Current Low Level | IIL | As per Table 2 | As per Table 2 | - | - | -50 | nA |
| 9 to 12 | Input Current High Level | liн | As per Table 2 | As per Table 2 | - | • | 50 | nA |
| 13 to 22 | Output Voltage Low Level | V _{OL} | As per Table 2 | As per Table 2 | - | - | 0.05 | V |
| 23 to 32 | Output Voltage High Level | V _{OH} | As per Table 2 | As per Table 2 | - | 14.95 | - | ٧ |
| 33 to 42 | Output Drive Current N-Channel | l _{OL1} | As per Table 2 | As per Table 2 | ± 15 (1) | _ | - | % |
| 43 to 52 | Output Drive Current N-Channel | l _{OL2} | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 53 to 62 | Output Drive Current P-Channel | l _{OH1} | As per Table 2 | As per Table 2 | ±15 (1) | _ | - | % |
| 63 to 72 | Output Drive Current P-Channel | I _{OH2} | As per Table 2 | As per Table 2 | ± 15 (1) | - | - | % |
| 73 | Input Voltage Low Level (Noise Immunity) (Functional Test) | V _{IL1} | As per Table 2 | As per Table 2 | - | 4.5 | - | V |
| | Input Voltage High Level (Noise Immunity) (Functional Test) | V _{IH1} | | | - | - | 0.5 | |
| 75 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ± 0.3 | _ | - | ٧ |
| 76 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ± 0.3 | _ | - | V |

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 48

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATION |
|----------------|--|
| Para. 4.2.3 | Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.4 | Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.5 | Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |