

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD LOW TO HIGH THREE STATE VOLTAGE LEVEL SHIFTER BASED ON TYPE 40109B ESCC Detail Specification No. 9407/003

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 52

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD LOW TO HIGH THREE STATE VOLTAGE LEVEL SHIFTER BASED ON TYPE 40109B

ESA/SCC Detail Specification No. 9407/003



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	May 2001	Sa (mill	Aron



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE				
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:- Cover page DCN Para. 1.3 : New sentence added Table 1(a) : Variants 10 and 11 added Table 1(b) : No. 8, Maximum temperature amended Figure 2(a) : Side elevation corrected : Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.6 : Last sentence deleted, new text added Appendix 'A' : Appendix added	None None 221602 221565 221565 221565 221565 221565 221565 221565 221565 221602 221602	
	1	<u></u>	1	



PAGE 3

ISSUE 3

TABLE OF CONTENTS

	TABLE OF GOTTER	Page
1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5 5 5 5 5 5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16
4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6.3	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for HTRB and Burn-in	16
4.7.3	Electrical Circuits for HTRB and Burn-in	16
4.8	Environmental and Endurance Tests	47
4.8.1	Electrical Measurements on Completion of Environmental Tests	47
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	47
4.8.3	Electrical Measurements on Completion of Endurance Tests	47
4.8.4	Conditions for Operating Life Test	47
4.8.5	Electrical Circuits for Operating Life Tests	47
4.8.6	Conditions for High Temperature Storage Test	47



PAGE 4

TABLE	<u>ES</u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	42
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Conditions for Burn-in Dynamic	44
6	Electrical Measurements on Completion of Environmental Tests and	48
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Burn-in Dynamic	46
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	52



PAGE

ISSUE 3

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Quad Low to High Voltage Level Shifter, having fully buffered 3-state outputs, based on Type 40109B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	. G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD} , V _{CC}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to +18.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	Note 3
4	D.C. Output Current	±1o	10	mA	Note 4
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 5
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 6 Note 7

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{IN} may exceed V_{CC} and V_{DD} .
- 3. Any 1 input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN






PAGE 9

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	ETRES	NOTES
DIMENDICING	MIN	MAX	140120
A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 <i>e</i> 2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
€	1.14	1.50	




PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F_	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



PAGE 12

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS

FIGURE 3(b) - TRUTH TABLE

	INPUTS		OUTPUTS
MODE	A, B, C, D	ENABLE A, B, C, D	E, F, G, H
LOW TO HIGH	L	Н	L
LEVEL SHIFT	Н	Н	Н
	Х	L	Z


NOTES 1. Logic Level Definitions: L=V_{SS}, X=Don't Care, Z=High Impedance, H (Inputs)=V_{CC}, H(Outputs)=V_{DD}.



PAGE 14

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)



PAGE 15

ISSUE 3

FIGURE 3(d) - FUNCTIONAL DIAGRAM (PER GATE)





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage

P_{DSO} = Single Output Power Dissipation

CKT = Circuit

I_{OZ} = Output Leakage Current Third State

t_{PHZ} = Propagation Delay, High Output to High Impedance t_{PZH} = Propagation Delay, High Impedance to High Output t_{PLZ} = Propagation Delay, Low Output to High Impedance t_{PZL} = Propagation Delay, High Impedance to Low Output

4. REQUIREMENTS

4.1 GENERAL REQUIREMENTS

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



PAGE 17

ISSUE 3

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	94070030 <u>1</u> 8
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C. as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	OLIADA CTEDICTIOS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc V _{CC} = 3Vdc Notes 1 and 2	-	1	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc V _{CC} = 15Vdc Notes 1 and 2	1	-	•
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
5 to 12	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	•	-50	nA
13 to 20	Input Current High Level	JIН	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	-	50	nΑ
21 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V _{IN} (Enable) = 15Vdc V _{IN} (Other Input) = 0Vdc V _{OUT} = Open All Other Gates: V _{IN} (Enable) = 15Vdc V _{IN} (Other Input) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc V _{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	0.05	V



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
25 to 28	Output Voltage High Level	V _{ОН}	3006	4(f)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 15Vdc V_{OUT} = Open All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	14.95	1	V
29 to 32	Output Drive Current N-Channel	l _{OL1}	_	4(g)	Gate Under Test: $V_{IN} \text{ (Enable)} = 5\text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0\text{Vdc}$ $V_{OUT} = 0.4\text{Vdc}$ All Other Gates: $V_{IN} \text{ (Enable)} = 5\text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ $V_{CC} = 5\text{Vdc}$ $Note 4$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	0.51		mA
33 to 36	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 1.5Vdc All Other Gates: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	3.4		mA
37 to 40	Output Drive Current P-Channel	IOH1	-	4(h)	Gate Under Test: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-0.51	-	mA



PAGE 21

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
41 to 44	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-3.4	1	mA
45 to 48	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN} \text{ (Enable)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 18 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	400	nA
49 to 52	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	Gate Under Test: $V_{IN} \text{ (Enable)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0 \text{Vdc}$ $V_{OUT} = 0 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 18 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ $(\text{Pins D/F 4-5-11-13})$ $(\text{Pins C 5-6-14-16})$	-	-400	nA
53 to 56	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(j)	Gate Under Test: V_{IN} (Enable) = 3.5Vdc V_{IN} (Other Input) = 1.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)		0.5	V



PAGE 22

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
57 to 60	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: $V_{IN} \text{ (Enable)} = 11 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 4 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 15 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	ı	1.5	V
61 to 64	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(k)	Gate Under Test: V_{IN} (Enable) = 3.5Vdc V_{IN} (Other Input) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	4.5	-	V
65 to 68	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(k)	Gate Under Test: V_{IN} (Enable) = 11Vdc V_{IN} (Other Input) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	13.5	-	V
69	Threshold Voltage N-Channel	V _{THN}	-	4(1)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 12Vdc, I _{SS} = -10µA V _{CC} = 5Vdc (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
70	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{DD} = 7Vdc$ $V_{SS} = -5Vdc$, $I_{CC} = 10\mu A$ (Pin D/F 1) (Pin C 1)	0.7	3.0	V



PAGE 23

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
71 to 78	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(n)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc V_{CC} = 0Vdc All Other Pins Open (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	1	-2.0	٧

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test is performed with switch in both positions shown in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
79 to 86	Input Capacitance	C _{IN}	3012	4(0)	V_{IN} (Not under Test) = 0Vdc $V_{DD} = V_{SS} = V_{CC} = 0Vdc$ Note 5 (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	-	10	pF
87 to 90	Propagation Delay Low to High (Shifting Mode Low to High)	tPLH1	3003	4(p)	$\begin{array}{lll} V_{IN} \text{ (Under Test)} &=& \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ &=& 5 \text{Vdc} \\ V_{CC} &=& 5 \text{Vdc} \\ V_{DD} &=& 10 \text{Vdc}, V_{SS} &=& 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ \hline 3 & \text{to} & 4 & 4 & \text{to} & 5 \\ 6 & \text{to} & 5 & 7 & \text{to} & 6 \\ 10 & \text{to} & 11 & 12 & \text{to} & 14 \\ 14 & \text{to} & 13 & 17 & \text{to} & 16 \\ \end{array}$	-	260	ns
91 to 94	Propagation Delay Low to High (Shifting Mode High to Low)	₹PLH2	3003	4(p)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	460	ns
95 to 98	Propagation Delay High to Low (Shifting mode Low to High)	tPHL1	3003	4(p)	$\begin{array}{c} V_{\text{IN}} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{\text{CC}} = \; 5 \text{Vdc} \\ V_{\text{DD}} = \; \; 10 \text{Vdc}, \; V_{\text{SS}} = \; 0 \text{Vdc} \\ \text{Note 6} \\ \underline{Pins} \; D/F \qquad \qquad \underline{Pins} \; C \\ \hline \; 3 \; \; \text{to} \; \; 4 \; \; 4 \; \; \text{to} \; \; 5 \\ \; 6 \; \; \text{to} \; \; 5 \; \; 7 \; \; \text{to} \; \; 6 \\ 10 \; \; \text{to} \; \; 11 \; \; \; 12 \; \; \text{to} \; \; 14 \\ 14 \; \; \text{to} \; \; 13 \; \; \; 17 \; \; \text{to} \; \; 16 \\ \end{array}$	-	600	ns



PAGE 25

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
99 to 102	Propagation Delay High to Low(Shifting Mode High to Low)	t _{PHL2}	3003	4(p)	$\begin{array}{llll} V_{IN} \; (Under Test) \; = \; Pulse \\ Generator \\ V_{IN} \; (All Other Inputs) \\ = \; 10 V dc \\ V_{CC} = \; 10 V dc \\ V_{DD} = \; 5 V dc, \; V_{SS} = \; 0 V dc \\ Note \; 6 \\ \underline{Pins D/F} \qquad \qquad \underline{Pins C} \\ 3 \; to \; \; 4 \; \; 4 \; to \; \; 5 \\ 6 \; to \; \; 5 \; \; 7 \; to \; \; 6 \\ 10 \; to \; 11 \; \; 12 \; to \; 14 \\ 14 \; to \; 13 \; \; 17 \; to \; 16 \\ \end{array}$	1	1600	ns
103 to 106	Propagation Delay 3-State Disable, Output High to High Impedance (Shifting Mode Low to High)	[†] PHZ1	3003	4 (q)	$\begin{array}{llll} V_{IN} & (Enable Inputs) = \\ Pulse & Generator \\ V_{IN} & (All Other Inputs) \\ = 5 V dc \\ V_{CC} = 5 V dc \\ V_{DD} = 10 V dc, V_{SS} = 0 V dc \\ Note & 6 \\ \hline{Pins D/F} & Pins C \\ \hline 2 & to & 4 & 2 & to & 5 \\ \hline 7 & to & 5 & 9 & to & 6 \\ 9 & to & 11 & 11 & to & 14 \\ 15 & to & 13 & 19 & to & 16 \\ \end{array}$	-	120	ns
107 to 110	Propagation Delay 3-State Disable, Output High to High Impedance (Shifting Mode High to Low)	[†] PHZ2	3003	4(q)	$\begin{array}{lll} V_{IN} \text{ (Enable Inputs)} = \\ Pulse \text{ Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 10 \text{Vdc} \\ V_{CC} = 10 \text{Vdc} \\ V_{DD} = 5 \text{Vdc, V}_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \underline{Pins D/F} & \underline{Pins C} \\ 2 & \text{to} & 4 & 2 & \text{to} & 5 \\ 7 & \text{to} & 5 & 9 & \text{to} & 6 \\ 9 & \text{to} & 11 & 11 & \text{to} & 14 \\ 15 & \text{to} & 13 & 19 & \text{to} & 16 \\ \end{array}$	-	240	ns
111 to 114	Propagation Delay 3-State Disable, High Impedance to Output High (Shifting Mode High to Low)	tPZH1	3003	4(q)	$\begin{array}{llll} V_{IN} \text{ (Enable Inputs)} &= \\ \text{Pulse Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ &= 5 \text{Vdc} \\ V_{CC} &= 5 \text{Vdc} \\ V_{DD} &= 10 \text{Vdc}, V_{SS} &= 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 2 & \text{to} & 4 & 2 & \text{to} & 5 \\ 7 & \text{to} & 5 & 9 & \text{to} & 6 \\ 9 & \text{to} & 11 & 11 & \text{to} & 14 \\ 15 & \text{to} & 13 & 19 & \text{to} & 16 \\ \end{array}$		640	ns



PAGE 26

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

					EIVIPERATURE - a.C. PARA			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
115 to 118	Propagation Delay 3-State Disable, High Impedance to Output High (Shifting Mode High to Low)	tpzH2	3003	4(q)	$\begin{array}{lll} V_{IN} \text{ (Enable Inputs)} = \\ Pulse Generator \\ V_{IN} \text{ (All Other Inputs)} \\ = 10 \text{Vdc} \\ V_{CC} = 10 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \hline Pins D/F & Pins C \\ \hline 2 & to & 4 & 2 & to & 5 \\ \hline 7 & to & 5 & 9 & to & 6 \\ 9 & to & 11 & 11 & to & 14 \\ 15 & to & 13 & 19 & to & 16 \\ \end{array}$	-	1500	ns
119 to 122	Propagation Delay 3-State Disable, Output Low to High Impedance (Shifting Mode Low to High)	[†] PLZ1	3003	4(q)	$\begin{array}{lll} V_{IN} \text{ (Enable Inputs)} = \\ \text{Pulse Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{CC} = 5 \text{Vdc} \\ V_{DD} = 10 \text{Vdc, V}_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ 2 & \text{to} & 4 & 2 & \text{to} & 5 \\ 7 & \text{to} & 5 & 9 & \text{to} & 6 \\ 9 & \text{to} & 11 & 11 & \text{to} & 14 \\ 15 & \text{to} & 13 & 19 & \text{to} & 16 \\ \end{array}$	-	740	ns
123 to 126	Propagation Delay 3-State Disable, Output Low to High Impedance (Shifting Mode High to Low)	t _{PLZ2}	3003	4(q)	$\begin{array}{lll} V_{IN} \text{ (Enable Inputs)} = \\ & \text{Pulse Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ & = 0 \text{Vdc} \\ V_{CC} = 10 \text{Vdc} \\ V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ & \underline{\text{Pins D/F}} & \underline{\text{Pins C}} \\ & 2 & \text{to} & 4 & 2 & \text{to} & 5 \\ & 7 & \text{to} & 5 & 9 & \text{to} & 6 \\ & 9 & \text{to} & 11 & 11 & \text{to} & 14 \\ & 15 & \text{to} & 13 & 19 & \text{to} & 16 \\ \end{array}$	-	1600	ns
127 to 130	Propagation Delay 3-State Disable, High Impedance to Output Low (Shifting Mode Low to High)	^t PZL1	3003	4(q)	$\begin{array}{lll} V_{IN} \text{ (Enable Inputs)} = \\ \text{Pulse Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{CC} = 5 \text{Vdc} \\ V_{DD} = 10 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \underline{Pins D/F} & \underline{Pins C} \\ 2 & \text{to} & 4 & 2 & \text{to} & 5 \\ 7 & \text{to} & 5 & 9 & \text{to} & 6 \\ 9 & \text{to} & 11 & 11 & \text{to} & 14 \\ 15 & \text{to} & 13 & 19 & \text{to} & 16 \\ \end{array}$	-	200	ns



PAGE 27

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

					EIMPERATURE - a.C. PARA			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.		011111111111111111111111111111111111111	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
131 to 134	Propagation Delay 3-State Disable, High Impedance to Output Low (Shifting Mode High to Low)	[†] PZL2	3003	4(q)	$\begin{array}{llll} V_{IN} & (Enable Inputs) = \\ Pulse Generator \\ V_{IN} & (All Other Inputs) \\ = 0Vdc \\ V_{CC} = 10Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 6 \\ \underline{Pins D/F} & \underline{Pins C} \\ 2 & to & 4 & 2 & to & 5 \\ 7 & to & 5 & 9 & to & 6 \\ 9 & to & 11 & 11 & to & 14 \\ 15 & to & 13 & 19 & to & 16 \\ \end{array}$	-	240	ns
135 to 138	Transition Time Low to High (Shifting Mode Low to High)	ttlh1	3004	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{CC} = 5Vdc V_{DD} = 10Vdc, V_{SS} = 0Vdc Note 6 (Pin D/F 4-5-11-13) (Pins C 5-6-14-16)	-	100	ns
139 to 142	Transition Time Low to High (Shifting Mode High to Low)	t _{TLH2}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 10Vdc V _{CC} = 10Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 4-5-11-13) (Pins C 5-6-14-16)	-	200	ns
143 to 146	Transition Time High to Low (Shifting Mode Low to High)	t _{THL1}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{CC} = 5Vdc V _{DD} = 10Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 4-5-11-13) (Pins C 5-6-14-16)		100	ns
147 to 150	Transition Time High to Low (Shifting Mode High to Low)	t _{THL2}	3004	4(p)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 10Vdc V _{CC} = 10Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 6 (Pin D/F 4-5-11-13) (Pins C 5-6-14-16)	-	200	ns



PAGE 28

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc V _{CC} = 3Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc V _{CC} = 15Vdc Notes 1 and 2	•	-	-
3 to 4	Quiescent Current	OO!	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
5 to 12	input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	-	-100	nA
13 to 20	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	-	100	nA
21 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} \text{ (Enable)} = 15\text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0\text{Vdc}$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} \text{ (Enable)} = 15\text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0\text{Vdc}$ $V_{DD} = 15\text{Vdc}, V_{SS} = 0\text{Vdc}$ $V_{CC} = 5\text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)		0.05	V



PAGE 29

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
25 to 28	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 15Vdc V_{OUT} = Open All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	14.95	-	V
29 to 32	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate Under Test: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 0.4Vdc All Other Gates: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	0.36	-	mA
33 to 36	Output Drive Current N-Channel	l _{OL2}	<u>-</u>	4(g)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 1.5Vdc All Other Gates: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	2.4	-	mA
37 to 40	Output Drive Current P-Channel	ЮН1	-	4(h)	Gate Under Test: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-0.36	-	mA



PAGE 30

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINIT
NO.						MIN	MAX	UNIT
41 to 44	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 15Vdc, V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-2.4	•	mA
45 to 48	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN} \text{ (Enable)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 18 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ $(Pins D/F 4-5-11-13)$ $(Pins C 5-6-14-16)$	-	12	μА
49 to 52	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	Gate Under Test: V_{IN} (Enable) = 0Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 0Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 18Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	•	-12	μА
53 to 56	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(j)	Gate Under Test: V_{IN} (Enable) = 3.5Vdc V_{IN} (Other Input) = 1.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	0.5	V



PAGE 31

ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		1 15 115
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
57 to 60	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: $V_{IN} \text{ (Enable)} = 11 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 4 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 15 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	1.5	V
61 to 64	Input Voltage High Level (Noise Immunity)	VIH1	-	4(k)	Gate Under Test: V_{IN} (Enable) = 3:5Vdc V_{IN} (Other Input) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	4.5	1	V
65 to 68	Input Voltage High Level (Noise Immunity)	V _{IH2}	_	4(k)	Gate Under Test: V_{IN} (Enable) = 11Vdc V_{IN} (Other Input) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	13.5	-	V
69	Threshold Voltage N-Channel	V _{THN}	-	4(1)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 12Vdc, I _{SS} =-10μA V _{CC} =5Vdc (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
70	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{DD} = 7Vdc V _{SS} = -5Vdc, I _{CC} = 10µA (Pin D/F 1) (Pin C 1)	0.3	3.5	V



PAGE 32

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	`	LIMITS		UNIT
NO.			MIL-STD 883	FIG.		MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc V _{CC} = 3Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	<u>-</u>	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc V _{CC} = 15Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	IDD	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
5 to 12	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14- 15) (Pins C 2-4-7-9-11-12-17- 19)	-	-50	nA
13 to 20	Input Current High Level	IH	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 2-3-6-7-9-10-14-15) (Pins C 2-4-7-9-11-12-17-19)	-	50	nA
21 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = Open All Other Gates: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	0.05	V



PAGE 33

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		LINET
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
25 to 28	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: $V_{IN} \text{ (Enable)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	14.95	-	V
29 to 32	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Gate Under Test: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 0.4Vdc All Other Gates: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	0.64	-	mA
33 to 36	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{OUT} = 1.5Vdc All Other Gates: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	4.2	-	mA
37 to 40	Output Drive Current P-Channel	l _{OH1}	-	4(h)	Gate Under Test: V_{IN} (Enable) = 5Vdc V_{IN} (Other Input) = 5Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-0.64	-	mA



PAGE 34

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
41 to 44	Output Drive Current P-Channel	ЮН2	-	4(h)	Gate Under Test: V_{IN} (Enable) = 15Vdc V_{IN} (Other Input) = 15Vdc V_{OUT} = 13.5Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc Note 4 (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-4.2		mA
45 to 48	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	Gate Under Test: $V_{IN} \text{ (Enable)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0 \text{Vdc}$ $V_{OUT} = 15 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 18 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	400	nA
49 to 52	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	Gate Under Test: $V_{IN} \text{ (Enable)} = 0\text{Vdc}$ $V_{IN} \text{ (Other Input)} = 0\text{Vdc}$ $V_{OUT} = 0\text{Vdc}$ All Other Gates: $V_{IN} = 0\text{Vdc}$ $V_{DD} = 18\text{Vdc}, V_{SS} = 0\text{Vdc}$ $V_{CC} = 5\text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	•	-400	nA
53 to 56	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(j)	Gate Under Test: $V_{IN} \text{ (Enable)} = 3.5 \text{Vdc}$ $V_{IN} \text{ (Other Input)} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $V_{CC} = 5 \text{Vdc}$ (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	0.5	V



PAGE 35

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

	TEST METHOD		TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS		
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
57 to 60	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(j)	Gate Under Test: V_{IN} (Enable) = 11Vdc V_{IN} (Other Input) = 4Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	-	1.5	V
61 to 64	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(k)	Gate Under Test: V_{IN} (Enable) = 3.5Vdc V_{IN} (Other Input) = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc V_{CC} = 5Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	4.5	-	V
65 to 68	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(k)	Gate Under Test: V_{IN} (Enable) = 11Vdc V_{IN} (Other Input) = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc V_{CC} = 15Vdc (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	13.5	-	V
69	Threshold Voltage N-Channel	V _{THN}	-	4(1)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 12Vdc$, $I_{SS} = -10\mu A$ $V_{CC} = 5Vdc$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
70	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{DD} = 7Vdc$ $V_{SS} = -5Vdc$, $I_{CC} = 10\mu A$ (Pin D/F 1) (Pin C 1)	0.7	3.5	V

NOTES: See Page 23.



PAGE 36

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS


FIGURE 4(a) - FUNCTIONAL TEST TABLE

	PIN NUMBERS									D.C. SUPPLY					
PATTERN NO.				INP	UTS		_			OUTPUTS		8	16	1	
	2	3	6	7	9	10	14	15	4	5	11	13	V _{SS}	V_{DD}	V _{CC}
1	1	1	0	1	1	0	0	1	1	0	0	0			
2	1	0	1	1	1	0	0	1	0	1	0	0			
3	1	0	0	1	1	1	0	1	0	0	1	0			
4	1	0	0	1	1	0	1	1	0	0	0	1			
5	1	1	1	1	1	1	1	1	1	1	1	1			
6	1	0	0	1	1	0	0	1	0	0	0	0	₩ _	\	\

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - QUIESCENT CURRENT TEST CIRCUIT






PAGE 37

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES


1. Each output to be tested separately.

PAGE 38

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.




PAGE 39

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



NOTES

- 1. Each output to be tested separately.
- 2. I_{OZ} is measured with the following output conditions for each test.
 - (i) Output under test connected to V_{DD} . Remaining outputs open.
 - (ii) Output under test connected to V_{SS}. Remaining outputs open.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE





FIGURE 4(k) - HIGH LEVEL INPUT VOLTAGE



NOTES

1. Each gate to be tested separately.

NOTES

1. Each gate to be tested separately.

PAGE 40

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(I) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(m) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 41

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(o) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100KHz to 1MHz




PAGE 42


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES 1. Pulse Generator - 0 to V_{CC} , t_r and $t_f \le 15$ ns, f = 500KHz.




PAGE 43


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(q) - PROPAGATION DELAY OUTPUT DISABLE TO OUTPUT



VOLTAGE WAVEFORMS



PAGE 44

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	nA
29 to 32	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
37 to 40	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
45 to 48	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
49 to 52	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
69	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
70	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 45

ISSUE 3

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 6-7-9-15) (Pins C 7-9-11-19)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 1-2-3-10-14) (Pins C 1-2-4-12-17)	V _{IN}	V _{DD/2}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-6-7-9-15) (Pins C 1-7-9-11-19)	V _{IN}	$V_{DD/2}$	Vdc
4	Inputs - (Pins D/F 2-3-10-14) (Pins C 2-4-12-17)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 46

ISSUE 3

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-11-13) (Pins C 5-6-14-16)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 3-6-10-14) (Pins C 4-7-12-17)	V _{IN}	$V_{\sf GEN}$	Vac
4	Inputs - (Pins D/F 1-2-7-9-15) (Pins C 1-2-9-11-19)	V _{IN}	V_{DD}	Vdc
5	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50k <f<1m 50% Duty Cycle</f<1m 	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc


NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 47


ISSUE 3

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNEL!




NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 48

ISSUE 3

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 49

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 50

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			CHANGE		CHANGE	 .		
NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS (Δ)			UNIT
					(4)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	-	-	nA
5 to 12	Input Current Low Level	ħL	As per Table 2	As per Table 2	•	-	-50	nA
13 to 20	Input Current High Level	l _{IH}	As per Table 2	As per Table 2	-	-	50	nA
21 to 24	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	•	0.05	V
25 to 28	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	••	٧
29 to 32	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
33 to 36	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
37 to 40	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	-	<u>-</u>	%
41 to 44	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	_	%
45 to 48	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	-	-	nA
49 to 52	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	-	•	nA

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 51

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LiMITS (Δ)	MIN	MAX	UNIT
53 to 56	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	•	0.5	V
61 to 64	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
69	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.3	-	<u>-</u>	V
70	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	-	-	V



PAGE 52

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.